User talk:Kyuusaku

Thanks for sharing your CT0 logic, nice learning Verilog from examples ;) --Furrtek 23:03, 29 June 2012 (CEST)