Difference between revisions of "NEO-DCR-T"

From NeoGeo Development Wiki
Jump to: navigation, search
m (Pinout)
Line 16: Line 16:
  
 
=Pinout=
 
=Pinout=
 
Todo: COUNT* are outputs. BOARD go to the vertical board on MV1B.
 
  
 
[[File:Neo-dcr_pinout.png]]
 
[[File:Neo-dcr_pinout.png]]
Line 25: Line 23:
 
* DIPRD0 and DIPRD1 go to a {{Chipname|NEO-BUF}} chip to gate the remaining DIP switch bits and RTC inputs
 
* DIPRD0 and DIPRD1 go to a {{Chipname|NEO-BUF}} chip to gate the remaining DIP switch bits and RTC inputs
 
* Pin 85 might be an input
 
* Pin 85 might be an input
* Some BOARD pins must be ROMOE*, PORTOE*, PORTWE*... SFIX select...
 
 
* No [[memory card]] control signals ?
 
* No [[memory card]] control signals ?
  
 
[[Category:Chips]]
 
[[Category:Chips]]

Revision as of 04:19, 28 February 2017

Neo-dcr-t.jpg
Package QFP100R
Manufacturer Logo toshiba.jpg
First use 1995 ?
Used on MV1B ...

Chip found on late MVS boards and next to the DIP switches on ROM-Only boards.

Pinout

File:Neo-dcr pinout.png

Draft pinout: File:Neo-dcr.odg

  • DIPRD0 and DIPRD1 go to a NEO-BUF chip to gate the remaining DIP switch bits and RTC inputs
  • Pin 85 might be an input
  • No memory card control signals ?