NEO-G0

From NeoGeo Development Wiki
Revision as of 09:29, 9 May 2012 by SMKDAN (talk | contribs) (corrected pins)
Jump to navigation Jump to search
The printable version is no longer supported and may have rendering errors. Please update your browser bookmarks and please use the default browser print function instead.
NEO-G0 chip found on an AES board.

Gates the 68k data bus to the memory card slot and palette RAM. Only found in AES systems ?

PROG B22 (AES cart ROMOE ?) = ROMOEU AND ROMOEL like in NEO-E0 ?

PALWE = PAL OR R/W.

Pinout

File:Neo-g0 pinout.png

OpenOffice Draw file: File:Neo-g0.odg

  • D0~D15: 68k data bus
  • PALD0~PALD7: lower byte of palette data
  • PAUD0~PAUD7: upper byte of palette data
  • MCD0~MCD15: memory card data bus
  • (51) is "enable MCD0~MCD15" pin
  • (39) is "enable PALD0~PALD15" pin (confirmed on MV-2F chip used as ADPCM-A multiplexer):
    • NEO-F0 -> NEO-G0 @ K9:
    • SLOT0(48) -> SEL?(51)
    • SLOT1(49) -> "PAL"(39)