NEO-I0: Difference between revisions
Jump to navigation
Jump to search
mNo edit summary |
m (3 revisions: Import from wikkii) |
(No difference)
| |
Revision as of 15:27, 26 June 2011
MVS specific chip that does a bunch of unrelated things.
- S ROM address latch for SFIX, same as S ROM portion of NEO-273
- SM1 /CS output when Z80 is reading from ROM and SM1/SFIX is enabled (SM1CS = SDROM OR SYSTEM)
- /ROMOE output for PROG board (ROMOE = ROMOEU AND ROMEOU)
- Video sync output for JAMMA edge
- Coin counter and coin lockout output
Pinout
- P0~P15: GPU multiplexed bus.
On a MV1F slot:
- Q00~Q18 are connected to the SFIX ROM address lines.
- SM1CS(ORO0) = SYSTEM(ORI0) OR SDROM(ORI1)
- SYNCOUT = SYNCIN XOR SYNCREV ?
- Q21,Q22:METER1,METER2
- Q23,Q24:LOCK1,LOCK2