NEO-ZMC: Difference between revisions

From NeoGeo Development Wiki
Jump to navigation Jump to search
m (a8 was written instead of a18)
(11 intermediate revisions by 3 users not shown)
Line 1: Line 1:
[[File:crt_zmc.jpg|right|thumb|NEO-ZMC chip on a MVS [[cartridges|cartridge]]. Picture courtesy of [[http://www.mvs-scans.com MVS-Scans]].]]
{{ChipInfo
|picture=crt_zmc.jpg
|pkg=SOIC24
|manu=fujitsu
|date=1995 ?
|gates=
|used_on=[[cartridges]]
}}


Z80 memory controller. Has a hardwired 32KiB bank and switchable 16/8/4/2KiB banks arranged as a register file. To save pins the high address lines (A15-A8) are used for data input. The chip's write strobe is (port) address decoded inside the console.
{{Chipname|Z80}} '''M'''emory '''C'''ontroller. Provides a hardwired 32KiB bank and [[Z80 bankswitching|switchable 16, 8, 4, and 2KiB banks]] arranged as a register file. To save pins, the Z80's upper address lines (A15~A18) are used for data input. The chip's write strobe is [[Z80 port map|port]] address decoded inside the system.


=Pinout=
=Pinout=
[[File:Neo-zmc_pinout.png]]


OpenOffice Draw file: [[File:neo-zmc.odg]]
{{Pinout|NEO-ZMC|512}}


=Operation=
Pins 10, 11, 12 are certainly not connected since the addressing scheme doesn't allow mapping over 512KiB.


SDA10,SDA9,SDA8 are bank selector and SDA1,SDA0 range size selector or rom size selector
* SDA0, SDA1, SDA8~15: Z80 address bus
* M1 A11~M1 A18: [[M1 ROM]] address lines
* SDRD0: Decoded write signal from {{Chipname|NEO-D0}} (latch on rising edge)


SDA1,SDA0 = 0,0 select bank ranges of 2Kbytes (64k M1)
=Operation=


SDA1,SDA0 = 0,1 select bank ranges of 4Kbytes (128k M1)
SDA8~15 is used for the bank number (data), SDA0 and SDA1 for selecting the bank zone.


SDA1,SDA0 = 1,0 select bank ranges of 8Kbytes (256k M1)
{|class="wikitable"
!SDA1
!SDA0
!Z80 port
!Bank zone
!Address range
!Size
!Latch size
|-
|0||0||$08||0||$F000~$F7FF||2KiB||8 bits
|-
|0||1||$09||1||$E000~$EFFF||4KiB||7 bits
|-
|1||0||$0A||2||$C000~$DFFF||8KiB||6 bits
|-
|1||1||$0B||3||$8000~$BFFF||16KiB||5 bits
|}


SDA1,SDA0 = 1,1 select bank ranges of 16Kbytes (512k M1)
==Details==
[[File:Neo-zmz_operation.png|thumb]]


SDRD0 must be high before configuring banks.


SDRD0 is the memory operation selector WRITE (set bank and range size) / READ (access M1 based in previous configuration)
To configure a bank to be accessed (e.g. bank 0 in the $8000~$BFFF range):
* Set SDRD0 low (prepare for new bank configuration, outputs are tri-stated)
* Set SDA0~15 = '''$8003''' (select bank 0 and 16k range size) Why $8003 and not just $0003 ?
* Set SDRD0 high (latch bank, ready to convert inputs to proper output signals)
* Now, when the Z80 reads the '''$8000~BFFF''' range, NEO-ZMC will map this to the M1 ROM zone '''$00000~$03FFF''';


To configure a bank to be accessed (e.g. bank 1 in the $8000~$BFFF range):
* Set SDRD0 low (prepare for new bank configuration, outputs are tri-stated)
* Set SDA0~15 = '''$8103''' (select bank 1 and 16k range size) Why $8103 and not just $0103 ?
* Set SDRD0 high (latch bank, ready to convert inputs to proper output signals)
* Now, when the Z80 reads the '''$8000~BFFF''' range, NEO-ZMC will map this to the M1 ROM zone '''$04000~$07FFF''';


'''Details:'''
==Logic definition==


We must put SDRD0 is in high logic level before configure any bank;
Not tested.


<pre>
reg [7:0] WINDOW_0;
reg [6:0] WINDOW_1;
reg [5:0] WINDOW_2;
reg [4:0] WINDOW_3;


To configure a bank to be accessed (e.g. bank0):
assign MA = (!SDA[15]) ? {4'b0000, SDA[14:11]} :    // Pass-through
(SDA[15:12] == 4'b1111) ? WINDOW_0 :
(SDA[15:12] == 4'b1110) ? {WINDOW_1, SDA[11]} :
(SDA[15:13] == 3'b110) ? {WINDOW_2, SDA[12:11]} :
{WINDOW_3, SDA[13:11]};


Set SDRD0 from H to L (prepare for new bank configuration, let output in tri-state and accept inputs)
always @(posedge nSDRD0)
 
begin
Set SDA[15..0] = '''$8003''' (select bank 0 and 16k range size)
  case (SDA[1:0])
 
    0: WINDOW_0 <= SDA[15:8];
Set SDRD0 from L to H (fix bank, and ready to convert inputs in proper outputs signals)
    1: WINDOW_1 <= SDA[14:8];
 
    2: WINDOW_2 <= SDA[13:8];
With SDRD0 in H, send inputs SDA[15..0] from '''$8000~BFFF''', ZMC will convert this range in M1 range from '''$00000~$03FFF''';
    3: WINDOW_3 <= SDA[12:8];
 
  endcase
 
end
 
</pre>
Set SDRD0 from H to L (prepare for new bank configuration, let output in tri-state and accept inputs)
 
Set SDA[15..0] = '''$8103''' (select bank 1 and 16k range size)
 
Set SDRD0 from L to H (fix bank, and ready to convert inputs in proper outputs signals)
 
With SDRD0 in H, send inputs SDA[15..0] from '''$8000~BFFF''', ZMC will convert this range in M1 range from '''$04000~$07FFF''';
 
 
 
Set SDRD0 from H to L (prepare for new bank configuration, let output in tri-state and accept inputs)
 
Set SDA[15..0] = '''$8203''' (select bank 2 and 16k range size)
 
Set SDRD0 from L to H (fix bank, and ready to convert inputs in proper outputs signals)
 
With SDRD0 in H, send inputs SDA[15..0] from '''$8000~BFFF''', ZMC will convert this range in M1 range from '''$08000~$0BFFF''';
 
 
 
Set SDRD0 from H to L (prepare for new bank configuration, let output in tri-state and accept inputs)
 
Set SDA[15..0] = '''$8303''' (select bank 3 and 16k range size)
 
Set SDRD0 from L to H (fix bank, and ready to convert inputs in proper outputs signals)
 
With SDRD0 in H, send inputs SDA[15..0] from '''$8000~BFFF''', ZMC will convert this range in M1 range from '''$0C000~$0FFFF''';
 
... and so on...
 
[[File:Neo-zmz operation.png|right|x400px]]
{|class="wikitable"
!DWORD (SDA[15..0])
!BANK
!INPUT RANGE (SDA[15..0])
!OUTPUT RANGE (A[18..0])
|-
|$8003
|bank 00
|$8000~$BFFF
|$00000~$03FFF
|-
|$8103
|bank 01
|$8000~$BFFF
|$04000~$07FFF
|-
|$8203
|bank 02
|$8000~$BFFF
|$08000~$0BFFF
|-
|$8303
|bank 03
|$8000~$BFFF
|$0C000~$0FFFF
|-
|$8403
|bank 04
|$8000~$BFFF
|$10000~$13FFF
|-
|$8503
|bank 05
|$8000~$BFFF
|$14000~$17FFF
|-
|$8603
|bank 06
|$8000~$BFFF
|$18000~$1BFFF
|-
|$8703
|bank 07
|$8000~$BFFF
|$1C000~$1FFFF
|-
|$8803
|bank 08
|$8000~$BFFF
|$20000~$23FFF
|-
|$8903
|bank 09
|$8000~$BFFF
|$24000~$27FFF
|-
|$8A03
|bank 10
|$8000~$BFFF
|$28000~$2BFFF
|-
|$8B03
|bank 11
|$8000~$BFFF
|$2C000~$2FFFF
|-
|$8C03
|bank 12
|$8000~$BFFF
|$30000~$33FFF
|-
|$8D03
|bank 13
|$8000~$BFFF
|$34000~$37FFF
|-
|$8E03
|bank 14
|$8000~$BFFF
|$38000~$3BFFF
|-
|$8F03
|bank 15
|$8000~$BFFF
|$3C000~$3FFFF
|-
|$9003
|bank 16
|$8000~$BFFF
|$40000~$43FFF
|-
|$9103
|bank 17
|$8000~$BFFF
|$40000~$47FFF
|-
|$9203
|bank 18
|$8000~$BFFF
|$40000~$4BFFF
|-
|$9303
|bank 19
|$8000~$BFFF
|$40000~$4FFFF
|-
|$9403
|bank 20
|$8000~$BFFF
|$50000~$53FFF
|-
|$9503
|bank 21
|$8000~$BFFF
|$54000~$57FFF
|-
|$9603
|bank 22
|$8000~$BFFF
|$58000~$5BFFF
|-
|$9703
|bank 23
|$8000~$BFFF
|$5C000~$5FFFF
|-
|$9803
|bank 24
|$8000~$BFFF
|$60000~$63FFF
|-
|$9903
|bank 25
|$8000~$BFFF
|$64000~$67FFF
|-
|$9A03
|bank 26
|$8000~$BFFF
|$68000~$6BFFF
|-
|$9B03
|bank 27
|$8000~$BFFF
|$6C000~$6FFFF
|-
|$9C03
|bank 28
|$8000~$BFFF
|$70000~$73FFF
|-
|$9D03
|bank 29
|$8000~$BFFF
|$74000~$77FFF
|-
|$9E03
|bank 30
|$8000~$BFFF
|$78000~$7BFFF
|-
|$9F03
|bank 31
|$8000~$BFFF
|$7C000~$7FFFF
|}


[[Category:Audio system]]
[[Category:Chips]]
[[Category:Chips]]

Revision as of 09:08, 14 January 2019

Package SOIC24
Manufacturer
First use 1995 ?
Used on cartridges

Z80 Memory Controller. Provides a hardwired 32KiB bank and switchable 16, 8, 4, and 2KiB banks arranged as a register file. To save pins, the Z80's upper address lines (A15~A18) are used for data input. The chip's write strobe is port address decoded inside the system.

Pinout


Edit this pinout

Pins 10, 11, 12 are certainly not connected since the addressing scheme doesn't allow mapping over 512KiB.

  • SDA0, SDA1, SDA8~15: Z80 address bus
  • M1 A11~M1 A18: M1 ROM address lines
  • SDRD0: Decoded write signal from NEO-D0 (latch on rising edge)

Operation

SDA8~15 is used for the bank number (data), SDA0 and SDA1 for selecting the bank zone.

SDA1 SDA0 Z80 port Bank zone Address range Size Latch size
0 0 $08 0 $F000~$F7FF 2KiB 8 bits
0 1 $09 1 $E000~$EFFF 4KiB 7 bits
1 0 $0A 2 $C000~$DFFF 8KiB 6 bits
1 1 $0B 3 $8000~$BFFF 16KiB 5 bits

Details

SDRD0 must be high before configuring banks.

To configure a bank to be accessed (e.g. bank 0 in the $8000~$BFFF range):

  • Set SDRD0 low (prepare for new bank configuration, outputs are tri-stated)
  • Set SDA0~15 = $8003 (select bank 0 and 16k range size) Why $8003 and not just $0003 ?
  • Set SDRD0 high (latch bank, ready to convert inputs to proper output signals)
  • Now, when the Z80 reads the $8000~BFFF range, NEO-ZMC will map this to the M1 ROM zone $00000~$03FFF;

To configure a bank to be accessed (e.g. bank 1 in the $8000~$BFFF range):

  • Set SDRD0 low (prepare for new bank configuration, outputs are tri-stated)
  • Set SDA0~15 = $8103 (select bank 1 and 16k range size) Why $8103 and not just $0103 ?
  • Set SDRD0 high (latch bank, ready to convert inputs to proper output signals)
  • Now, when the Z80 reads the $8000~BFFF range, NEO-ZMC will map this to the M1 ROM zone $04000~$07FFF;

Logic definition

Not tested.

reg [7:0] WINDOW_0;
reg [6:0] WINDOW_1;
reg [5:0] WINDOW_2;
reg [4:0] WINDOW_3;

assign MA = (!SDA[15]) ? {4'b0000, SDA[14:11]} :     // Pass-through
		(SDA[15:12] == 4'b1111) ? WINDOW_0 :
		(SDA[15:12] == 4'b1110) ? {WINDOW_1, SDA[11]} :
		(SDA[15:13] == 3'b110) ? {WINDOW_2, SDA[12:11]} :
		{WINDOW_3, SDA[13:11]};

always @(posedge nSDRD0)
begin
  case (SDA[1:0])
    0: WINDOW_0 <= SDA[15:8];
    1: WINDOW_1 <= SDA[14:8];
    2: WINDOW_2 <= SDA[13:8];
    3: WINDOW_3 <= SDA[12:8];
  endcase
end