SLOT6 board

From NeoGeo Development Wiki
Revision as of 06:00, 6 January 2013 by Furrtek (talk | contribs)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search
Slot6 anot.jpg

Slot6 details.jpg

74151.png

C ROM data

CR0~CR31 are multiplexed by 32 74LS151 8-to-1 data selectors. See Graphic glitches.

  • K28: CR0
  • K29: CR1
  • K30: CR2
  • J28: CR3
  • J29: CR4
  • J30: CR5
  • H28: CR6
  • H29: CR7
  • H30: CR8
  • G28: CR9
  • G29: CR10
  • G30: CR11
  • F28: CR12
  • F29: CR13
  • F30: CR14
  • E28: CR15
  • E29: CR16
  • E30: CR17
  • D28: CR18
  • D29: CR19
  • K3: CR20
  • K2: CR21
  • J3: CR22
  • J2: CR23
  • H3: CR24
  • H2: CR25
  • G3: CR26
  • G2: CR27
  • G1: CR82
  • F3: CR29
  • F2: CR30
  • F1: CR31

S ROM data

FIXD0~FIXD7 are multiplexed by 8 74LS151 8-to-1 data selectors. See Graphic glitches.

  • E3: FIXD0
  • E2: FIXD1
  • D3: FIXD2
  • D2: FIXD3
  • D1: FIXD4
  • C3: FIXD5
  • C2: FIXD6
  • C1: FIXD7

Blocks

Chip 1, 2 & 3: 74F244 68k address lines

Slot6 chip1.png Slot6 chip2.png

Slot6 chip3.png

Chip 4: 74LS244 68k ROMs control lines

Slot6 chip4.png

Chip 5 & 6: 74LS245 68k data lines

Slot6 chip5.png Slot6 chip6.png

Chip 7 & 8: 74LS244 P odd lines and clocks

Slot6 chip7.png Slot6 chip8.png

Chip 9 & 10: 74LS245 P even lines, C/S address, P clocks

Slot6 chip9.png Slot6 chip10.png

Chip 11 & 13: 74LS245 PCM-A ROM multiplexed bus 0~23

Slot6 chip11.png Slot6 chip13.png

Chip 12 & 14: 74LS245 PCM-B ROM multiplexed bus 0~11

Slot6 chip12.png Slot6 chip14.png

Chip 15: 74LS245 Z80 D0~D7

Slot6 chip15.png

Chip 16: 74LS244 Z80 M1 ROM control lines

Slot6 chip16.png

Chip 17 & 18: 74LS244 Z80 address lines

Slot6 chip17.png Slot6 chip18.png