Schematics: Difference between revisions

From NeoGeo Development Wiki
Jump to navigation Jump to search
(Added captures from PDF schematic scans)
(14 intermediate revisions by 3 users not shown)
Line 1: Line 1:
=Page 1=
=AES (home)=
[[File:mv1fs-page1.jpg|thumb|Page 1]]
*[[68k]]
*[[User RAM|68k RAM]]
*[[Battery-backed RAM]]
*[[BIOSes|SP1]]
*[[NEO-C1]]
*[[joypad]] ports
*[[UPD4990]]
*battery circuit


=Page 2=
Big thanks to Wolfsoft and ArcadeTV for the scans.
[[File:mv1fs-page2.jpg|thumb|Page 2]]
*[[LSPC2-A2]]
*[[VRAM]]
*[[NEO-I0]]
*[[NEO-B1]]
*[[NEO-ZMC2]]
*[[SFIX]]
*[[LO]]


=Page 3=
<gallery widths=300px heights=190px perrow=3>
[[File:mv1fs-page3.jpg|thumb|Page 3]]
File:Neogeo_aes_schematics_pal_2-page-001.jpg|'''Page 1''':{{Chipname|68k}} [[68k user RAM]] {{Chipname|NEO-C1}}
*System register latch
File:Neogeo_aes_schematics_pal_2-page-002.jpg|'''Page 2''':{{Chipname|NEO-G0}} [[Palette RAM]] [[Video DAC]]
*[[NEO-E0]]
File:Neogeo_aes_schematics_pal_2-page-003.jpg|'''Page 3''':{{Chipname|NEO-B1}} [[Reset generator]] [[Joypad]] ports
*[[palette RAM]]
File:Neogeo_aes_schematics_pal_2-page-004.jpg|'''Page 4''':{{Chipname|LSPC2-A2}} [[L0 ROM]] [[VRAM]]
*[[video DAC]]
File:Neogeo_aes_schematics_pal_2-page-005.jpg|'''Page 5''':{{Chipname|Z80}} [[Z80 RAM]] {{Chipname|NEO-D0}}
File:Neogeo_aes_schematics_pal_2-page-006.jpg|'''Page 6''':{{Chipname|YM2610}} {{Chipname|YM3016}} {{Chipname|NEO-C1}}
File:Neogeo_aes_schematics_pal_2-page-007.jpg|'''Page 7''':[[Video encoder]]
File:Neogeo_aes_schematics_pal_2-page-008.jpg|'''Page 8''':[[Pinouts|cartridge slot]]
File:Neogeo_aes_schematics_pal_2-page-009.jpg|'''Page 9''':[[Memory mapped registers|System latch]] {{Chipname|NEO-E0}} [[Power supply]]
File:Neogeo_aes_schematics_pal_2-page-010.jpg|'''Page 10''':[[Memory card]]
File:Neogeo_aes_schematics_pal_2-page-011.jpg|'''Page 11''':[[Video PLL]]
</gallery>


=Page 4=
=MVS (MV1F)=
[[File:mv1fs-page4.jpg|thumb|Page 4]]
*[[Z80]]
*Z80 RAM
*[[SM1]]
*[[NEO-D0]]
*[[YM2610]]
*[[YM3016]]
*[[headphone amp]]


=Page 5=
<span style="color:#FF0000"><B>Beware !</B> There's an error on page 9 (cartridge edge connections): <b>ROMOE/4MB are swapped</B>. ROMOE should be on pin 33 bottom, and 4MB is on pin 34 bottom.</span>
[[File:mv1fs-page5.jpg|thumb|Page 5]]
*[[speaker amp]]
*[[NEO-F0]]
*[[DIPs|DIP switches]]
*cab outputs


=Page 6=
<gallery widths=300px heights=190px perrow=3>
Daughterboard connections (0%)
File:mv1fs-page1.jpg|'''Page 1''':{{Chipname|68k}} [[System ROM]] [[68k user RAM]] [[Battery-backed RAM]] {{Chipname|NEO-C1}} [[Joypad]] ports {{Chipname|UPD4990}} [[Battery circuit]]
File:mv1fs-page2.jpg|'''Page 2''':{{Chipname|LSPC2-A2}} [[VRAM]] {{Chipname|NEO-I0}} {{Chipname|NEO-B1}} {{Chipname|NEO-ZMC2}} [[SFIX ROM]] [[L0 ROM]]
File:mv1fs-page3.jpg|'''Page 3''':{{Chipname|NEO-E0}} [[Memory mapped registers|System latch]] [[Palette RAM]] [[Video DAC]]
File:mv1fs-page4.jpg|'''Page 4''':{{Chipname|Z80}} [[Z80 RAM]] [[SM1]] ROM {{Chipname|NEO-D0}} {{Chipname|YM2610}} {{Chipname|YM3016}} [[Headphone amp]]
File:mv1fs-page5.jpg|'''Page 5''':[[Power amp]] {{Chipname|NEO-F0}} [[DIPs|DIP switches]] [[Cab interface]]
File:mv1fs-page6.jpg|'''Page 6''':Daughterboard connections
File:mv1fs-page7.jpg|'''Page 7'''
File:mv1fs-page8.jpg|'''Page 8''':Daughterboard connections
File:mv1fs-page9.jpg|'''Page 9''':Cartridge connections
</gallery>


=Page 8=
=Peripheral (home/arcade)=
Daughterboard connections (0%)
<gallery widths=300px heights=190px perrow=3>
File:Neo Geo Steering Wheel Schematic.jpg|Steering wheel schematic for Thrash Rally.
</gallery>


=Page 9=
Cartridge connections (0%)
Vectorized version:
Link to last SVG file:


[[Category:Cartridge systems]]
[[Category:Cartridge systems]]

Revision as of 04:32, 26 September 2018

AES (home)

Big thanks to Wolfsoft and ArcadeTV for the scans.

MVS (MV1F)

Beware ! There's an error on page 9 (cartridge edge connections): ROMOE/4MB are swapped. ROMOE should be on pin 33 bottom, and 4MB is on pin 34 bottom.

Peripheral (home/arcade)