Super MVS convertor II plus

From NeoGeo Development Wiki
Revision as of 20:20, 25 September 2012 by Furrtek (talk | contribs)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigation Jump to search
The printable version is no longer supported and may have rendering errors. Please update your browser bookmarks and please use the default browser print function instead.

Uses an Actel ProASIC V3 FPGA on each board. They're AES-decryption capable for SPI flash and fusemap update, and generally highly temper-proof.

Has two SPI ports for FPGA updates and one unrouted mini-USB port labelled "BIOS".

Boards dated May 2011. Seems to suffer of very bad soldering job on connectors.

  • Prog board top

    Prog board top

  • Prog board bottom

    Prog board bottom

  • CHA board top

    CHA board top

  • CHA board bottom

    CHA board bottom

Yuck !
Retrieved from "https://wiki.neogeodev.org/index.php?title=Super_MVS_convertor_II_plus&oldid=3142"