NEO-CMC: Difference between revisions

From NeoGeo Development Wiki
Jump to navigation Jump to search
 
(25 intermediate revisions by 4 users not shown)
Line 1: Line 1:
[[File:crt_cmc.jpg|thumb|"CMC42" chip on a MVS [[cartridges|cartridge]]. Picture courtesy of [[http://www.mvs-scans.com MVS-Scans]].]]
{{ChipInfo
|picture=crt_cmc.jpg
|pkg=QFP180
|manu=toshiba
|date=1999 ?
|gates=A lot
|used_on={{PCB|CHAFIO}}...
}}
 
[[File:brd_cmcnoref.jpg|thumb|"CMC50"]]
[[File:brd_cmcnoref.jpg|thumb|"CMC50"]]


The most "basic" information published can be found at [[http://mamedev.org/source/src/mame/machine/neocrypt.c.html MAME:neocrypt.c]]
Late SNK custom chip used for protection, bankswitching and latching on [[CHAFIO]] [[CHA board]]s.


The NEO-CMC Chip is a Asic (Application Specific Integrated Circuit).
Descrambling/decryption infos can be found in [[https://github.com/mamedev/mame/blob/master/src/devices/bus/neogeo/prot_cmc.cpp  MAME:prot_cmc.c]]
This device can be programmed only once. Usually it's time consuming to design a custom chip directly. Then, severals trials could be made using FPGA (Field Programmable Gate Array) that can be writen thousands times. The Asic could be considered a final step from this process after many trials been performed.


To get a intuition about costs related, please read this:
==Versions==
[[http://www.design-reuse.com/articles/9010/fpga-s-vs-asic-s.html FPGA vs ASICs production and design]]
This chip is a TC190G series Toshiba ASIC developed between 1990 and 1994.


SNK planned to put protections to avoid Neo-Geo piracy using the NEO-CMC chip on the PCB '''NEO-MVS CHAFIO'''.
The datasheet apparently can't be found anymore for any of the known types:
 
=The Chip=
This chip is a Toshiba asic TC190G series developed between 1990 and 1994.
The evolution of this series can be found at [[http://www.toshiba-components.com/ASIC/Technology.html Toshiba Technology RoadMap]].
 
The series TC190G cannot be found in datasheets anymore, but in past years had these models:
*TC190G06CF7008
*TC190G06CF7008
*TC1'''90G06CF7042'''
*TC1'''90G06CF7042'''
*TC1'''90G06CF7050'''
*TC1'''90G06CF7050'''
and others...
(probably others...)


Inside this chip, SNK put the following designs together:
SNK merged the following designs into this chip:
*NEO-ZMC
*{{Chipname|NEO-ZMC}}
*NEO-273
*{{Chipname|NEO-ZMC2}}
*New Scrambling system that interlaces M1 + (CX + S1) to decrypt all the Graphic Cartridge ROM data in real time.
*{{Chipname|NEO-273}}
*{{Chipname|PRO-CT0}}
*New scrambling system that interlaces M1 + (C* + S1) to decrypt all the graphics ROMs data in real time (NEOCMC42).
*New scrambling system that interlaces M1 + (C* + S1) to decrypt all the graphics ROMs data and Sound Driver ROM data in real time (NEOCMC50).


The first released NEO-MVS CHAFIO PCB came out with '''NEO-CMC42''' on the following cartridges:
The first released NEO-MVS CHAFIO PCBs came out with the '''042''' version of NEO-CMC, on the following cartridges:
{|
*[[Zupapa!]]
|'''CART ID'''
*[[The King of Fighters '99 - Millennium Battle]]
|'''TITLE NAME'''
*[[Ganryu]]
|-
*[[Garou - Mark of the Wolves]]
|070
*[[Strikers 1945 Plus]]
|Zupapa  
*[[Prehistoric Isle 2]]
|-
*[[Metal Slug 3]]
|251
*[[Bang Bead]]
|King Of Fighters 99  
*[[Nightmare in the Dark]]
|-  
*[[Sengoku 3]]
|252
|Ganryu  
|-  
|253
|Garou Mark Of the Wolves  
|-
|254
|Strikers 1945  
|-
|255
|Prehistoric Isle 2  
|-
|256
|Metal Slug 3  
|-
|259
|Bang Bead  
|-
|260
|Nightmare in the Dark  
|-
|261
|Sengoku 3  
|-
|}


On this version only S1 and CRoms were encrypted and M1 remained unencrypted. Almost one year later, SNK decided release one more layer on the algorithm, this time also encrypting M1 on this mixer chip. Then came out the second model of NEO-MVS CHAFIO with '''NEO-CMC50''' on the following cartridges:
On this version only the [[S ROM|S1]] and [[C ROM]]s are encrypted and M1 remains unencrypted. Almost one year later, SNK decided to add one more layer, this time also encrypting M1. This new NEO-CMC chip had the '''050''' reference and was found in the following cartridges:
{|
*[[Jockey Grand Prix]]
|'''CART ID'''
*[[The King of Fighters 2000]]
|'''TITLE NAME'''
*[[The King of Fighters 2001]]
|-
*[[Metal Slug 4]]
|008
*[[Rage of the Dragons]]
|Jockey Grand Prix  
*[[The King of Fighters 2002]]
|-
*[[Matrimelee]]
|257
*[[Pochi and Nyaa]]
|King Of Figthers 2000  
*[[Metal Slug 5]]
|-
*[[SNK vs. Capcom - SVC Chaos]]
|262
*[[Samurai Shodown V]]
|King Of Figthers 2001  
*[[The King of Fighters 2003]]
|-
*[[Samurai Shodown V Special]]
|263
|Metal Slug 4  
|-
|264
|Rage of the Dragons  
|-
|265
|King Of Fighters 2002  
|-
|266
|Power Instinct - Matrimele
|-
|267
|Pochi to Nyaa  
|-
|268
|Metal Slug 5  
|-
|269
|SNK vs Capcom Chaos  
|-
|270
|Samurai Showdown Zero / Samurai Showdown 5
|-
|271
|King of Fighters 2003  
|-
|272
|Samurai Showdown Zero Special / Samurai Showdown 5 Special  
|-
|}


Some peoples talk about Jockey Grand Prix not be a official game, but its a little complicated.
Until today, nobody has released a cloned chip on the underground market.
At least it's production was official, because they used the real and original encryption chip.
That encryption cannot be mocked so easily and only the Toshiba and SNK knew the encryption.


Until today, nobody has released one card using this Asic on the underground market.
==Fix handling==
That explain soe past years from now the emulator had bad M1 dumps, until Andreas create a mathematical algorithm that can do the process in half way.
Half way because the real encryption and decryption is beyond two tables 256 bytes.


Explanation Later!
See [[fix bankswitching]].
 
Neo-CMC only came out on this to models as listed above.


==Encryption==


Todo.


=Pinout=
=Pinout=
[[File:Neocmc_7050_7042_pinout.png|x600px]]
[[File:Neocmc_7050_7042_pinout.png|x600px]]


Notes:
OpenOffice Draw file: [[File:Neocmc_7050_7042.odg]]
*C_e_D[0..15]: C1/C3/C5/C7 data bus
 
*C_o_D[0..15]: C2/C4/C6/C8 data bus
'''Signals:'''
*CX A[0..21]: C1/C2/C3/C4/C5/C6/C7/C8 address bus
CXe_D[0..15]: C odd data bus
*Pins 87,88 contains a RC circuit clock driver like in a 8085 with X1 and X2 pinouts
CXo_D[0..15]: C even data bus
*Pins 89 and 92 are short circuited in Cartridge board.
CX_A[0..21]: C1~8 address bus
Pin : 32 connects to Mitsumi (PST600D) reset generator to re-initialize the NEO-CMC in case of power failure.
Pins: 87 and 88 contains a RC circuit clock driver like in a 8085 with X1 and X2 pinouts
Pins: 89 and 92 are interconnected.
Pin : 94 is configured in:
      NEO-MVS CHAFIO as NC
      NEO-AEG CHAFIO as 12M
Pin :147 is configured in:
      '''NEO-MVS CHAFIO''' (2003.07.24) as M1_CE
      '''NEO-MVS CHAFIO''' (1999.06.14) as NC
      NEO-AEG CHAFIO (2003.07.24) as M1_CE
      NEO-AEG CHAFIO (1999.08.10) as NC
 
 
'''Comparing MVS and AES Cartridges vs MVH PCBs:'''
Pin :147 is configured in:
      NEO-MVH MVOC  (2003.11.03) as M1_CE (KOF2003 pcb)
      NEO-MVH MVOBR  (2003.08.04) as M1_CE (MSLUG5 pcb)
      '''NEO-MVS CHAFIO (2003.07.24) as M1_CE'''
      '''NEO-AEG CHAFIO (2003.07.24) as M1_CE'''
      NEO-MVS MVOB  (2003.07.09) as NC    (SVC pcb - '''fixed by wirewrap''')
      NEO-MVS MVO    (2003.06.05) as NC    (SVC pcb)
      '''NEO-MVS CHAFIO (1999.06.14) as NC'''
      '''NEO-AEG CHAFIO (1999.08.10) as NC'''
Pin : 152 is configured in:
      NEO-MVH (MVOC) as VCC
      NEO-MVH (MVO, MVOB, MVOBR) as GND
      '''NEO-MVS (ALL) as GND'''
      '''NEO-AEG (ALL) as GND'''
 
'''Final Notes'''
'''NOTE1:''' There are no pinout differences between NEO-CMC42 and NEO-CMC50 however, differences can be spotted between previous and later board releases with respect to some setup lines and pin 147. A substantial setup difference can be found comparing the boards of AES and MVS releases. The way the chip access and delivery the graphic data is different between them and both configurations are available inside the NEO-CMC that is configured by the setup of the board itself. So the NEO-CMC is '''interchangeable between boards''' between MVS, AES, and MVH embedded. See the releases at ([[CHAFIO]])
'''NOTE2:''' In case somebody wonders, it's impossible to downgrade or upgrade NEO-CMCs between different versions (from 42 to 50 and vice-versa). The reason is that it's impossible without preparing the game for that and the algorithm to do it is unknown.
 
 
[[Category:Chips]]
[[Category:Chips]]

Latest revision as of 18:35, 28 July 2023

Package QFP180
Manufacturer
First use 1999 ?
Used on CHAFIO...
File:Brd cmcnoref.jpg
"CMC50"

Late SNK custom chip used for protection, bankswitching and latching on CHAFIO CHA boards.

Descrambling/decryption infos can be found in [MAME:prot_cmc.c]

Versions

This chip is a TC190G series Toshiba ASIC developed between 1990 and 1994.

The datasheet apparently can't be found anymore for any of the known types:

  • TC190G06CF7008
  • TC190G06CF7042
  • TC190G06CF7050

(probably others...)

SNK merged the following designs into this chip:

  • NEO-ZMC
  • NEO-ZMC2
  • NEO-273
  • PRO-CT0
  • New scrambling system that interlaces M1 + (C* + S1) to decrypt all the graphics ROMs data in real time (NEOCMC42).
  • New scrambling system that interlaces M1 + (C* + S1) to decrypt all the graphics ROMs data and Sound Driver ROM data in real time (NEOCMC50).

The first released NEO-MVS CHAFIO PCBs came out with the 042 version of NEO-CMC, on the following cartridges:

On this version only the S1 and C ROMs are encrypted and M1 remains unencrypted. Almost one year later, SNK decided to add one more layer, this time also encrypting M1. This new NEO-CMC chip had the 050 reference and was found in the following cartridges:

Until today, nobody has released a cloned chip on the underground market.

Fix handling

See fix bankswitching.

Encryption

Todo.

Pinout

OpenOffice Draw file: File:Neocmc 7050 7042.odg

Signals: 

CXe_D[0..15]: C odd data bus
CXo_D[0..15]: C even data bus
CX_A[0..21]: C1~8 address bus

Pin : 32 connects to Mitsumi (PST600D) reset generator to re-initialize the NEO-CMC in case of power failure.
Pins: 87 and 88 contains a RC circuit clock driver like in a 8085 with X1 and X2 pinouts
Pins: 89 and 92 are interconnected.
Pin : 94 is configured in:
     NEO-MVS CHAFIO as NC 
     NEO-AEG CHAFIO as 12M
Pin :147 is configured in:
     NEO-MVS CHAFIO (2003.07.24) as M1_CE
     NEO-MVS CHAFIO (1999.06.14) as NC
     NEO-AEG CHAFIO (2003.07.24) as M1_CE
     NEO-AEG CHAFIO (1999.08.10) as NC


Comparing MVS and AES Cartridges vs MVH PCBs: 

Pin :147 is configured in:
     NEO-MVH MVOC   (2003.11.03) as M1_CE (KOF2003 pcb)
     NEO-MVH MVOBR  (2003.08.04) as M1_CE (MSLUG5 pcb)
     NEO-MVS CHAFIO (2003.07.24) as M1_CE
     NEO-AEG CHAFIO (2003.07.24) as M1_CE
     NEO-MVS MVOB   (2003.07.09) as NC    (SVC pcb - fixed by wirewrap)
     NEO-MVS MVO    (2003.06.05) as NC    (SVC pcb) 
     NEO-MVS CHAFIO (1999.06.14) as NC
     NEO-AEG CHAFIO (1999.08.10) as NC

Pin : 152 is configured in:
     NEO-MVH (MVOC) as VCC
     NEO-MVH (MVO, MVOB, MVOBR) as GND
     NEO-MVS (ALL) as GND
     NEO-AEG (ALL) as GND

Final Notes 

NOTE1: There are no pinout differences between NEO-CMC42 and NEO-CMC50 however, differences can be spotted between previous and later board releases with respect to some setup lines and pin 147. A substantial setup difference can be found comparing the boards of AES and MVS releases. The way the chip access and delivery the graphic data is different between them and both configurations are available inside the NEO-CMC that is configured by the setup of the board itself. So the NEO-CMC is interchangeable between boards between MVS, AES, and MVH embedded. See the releases at (CHAFIO)

NOTE2: In case somebody wonders, it's impossible to downgrade or upgrade NEO-CMCs between different versions (from 42 to 50 and vice-versa). The reason is that it's impossible without preparing the game for that and the algorithm to do it is unknown.
Retrieved from "https://wiki.neogeodev.org/index.php?title=NEO-CMC&oldid=8288"