Super MVS convertor II plus: Difference between revisions

From NeoGeo Development Wiki
Jump to navigation Jump to search
(Created page with "Uses an Actel ProASIC V3 FPGA on each board. They're AES-decryption capable for SPI flash and fusemap update, and generally highly temper-proof. Has two SPI ports for FPGA up...")
(No difference)

Revision as of 20:19, 25 September 2012

Uses an Actel ProASIC V3 FPGA on each board. They're AES-decryption capable for SPI flash and fusemap update, and generally highly temper-proof.

Has two SPI ports for FPGA updates and one unrouted mini-USB port labelled "BIOS".

Boards dated May 2011. Seems to suffer of very bad soldering job on connectors.

  • Prog board top

    Prog board top

  • Prog board bottom

    Prog board bottom

  • CHA board top

    CHA board top

  • CHA board bottom

    CHA board bottom

Yuck !
Retrieved from "https://wiki.neogeodev.org/index.php?title=Super_MVS_convertor_II_plus&oldid=3141"