From NeoGeo Development Wiki
Jump to navigation
Jump to search
Chip 1: 74F244 Upper 68k address lines
Chip 2: 74LS244 Middle 68k address lines
Chip 3: 74LS244 Lower 68k address lines
Chip 4: 74LS244 68k ROMs control lines
Chip 5: 74LS245 Upper 68k data lines
Chip 6: 74LS245 Lower 68k data lines
Chip 7: 74LS244 P17~P23 odd lines and clocks
Chip 8: 74LS244 P1~P15 odd lines
Chip 9: 74LS245 P16~P22 even lines, C/S address, P clocks
Chip 10: 74LS244 P0~P14 even lines
Chip 11: 74LS245 PCM-A ROM multiplexed bus 0~7
Chip 12: 74LS245 PCM-B ROM multiplexed bus 0~7
Chip 13: 74LS245 PCM-A ROM multiplexed bus 8~23, control lines
Chip 14: 74LS245 PCM-B ROM multiplexed bus 8~11, control lines
Chip 15: 74LS245 Z80 D0~D7
Chip 16: 74LS244 Z80 M1 ROM control lines
Chip 17: 74LS244 Upper Z80 address lines
Chip 18: 74LS244 Lower Z80 address lines