NEO-F0: Difference between revisions

From NeoGeo Development Wiki
Jump to navigation Jump to search
mNo edit summary
No edit summary
 
(7 intermediate revisions by one other user not shown)
Line 1: Line 1:
[[File:mvs_f0.jpg|right|thumb|NEO-F0 chip found on a MV1S MVS board.]]
{{ChipInfo
|picture=mvs_f0.jpg
|pkg=QFP64R
|manu=fujitsu
|date=1991 ?
|gates=
|used_on={{PCB|MV1FZS}} {{PCB|MV1-1}} ...
}}


MVS specific chip.
MVS specific chip.


Handles the [[UPD4990]] calendar access, dipswitches, cab switches (test, service...), coin counters, LED marquee outputs and slot selection signals for multi-slot boards.
* [[RTC]] interface
* [[Hardware DIPs]] and cab switches reading
* [[Coin counter]]s interface
* LEDs and [[marquee]] outputs
* Slot selection for multi-slot boards


SYSTEMB is used as an input to gate the SLOT* pins.
Note: {{Sig|SYSTEMB|SYSTEMB}} is used to gate the SLOT* outputs.


To do: D0~7 are bidir.
=Pinout=


=Pinout=
{{Pinout|NEO-F0|640px}}
[[File:neo-f0_pinout.png]]


OpenOffice Draw file: [[File:neo-f0.odg]]
=Signals=


==CPU==
*A4~A7: [[68k]] address bus
*A4~A7: [[68k]] address bus
*D0~D7: 68k data bus
*D0~D7: 68k data bus
*4990*: [[uPD4990]] RTC interface
 
*DATA0~DATA7: LED marquee latch data output
==RTC==
*DIP00~DIP07: [[DIPs|Dipswitch]] inputs
4990*: [[uPD4990]] RTC interface
*IN3: Output IN300~IN304 to D0~D4 and CALTP/CALDOUT to D6/D7 (read $320001)
 
*DIPRD: Output to D0~D7 depending on state of A7
IN3 {{Sig|DIPRD1|DIPRD1}}: Output IN300~IN304 to D0~D4 and CALTP/CALDOUT to D6/D7 (read $320001). D5 is IN00 ?
** A7 low: output dipswitch states DIP00~DIP07 (read $300001)
 
** A7 high: output IN01 to D7 (test switch) and TYPE to D6 (read $300081)
==I/O==
*BITWD0: writes to $3800x1 region...(fill in)
{{Sig|DIPRD0|DIPRD0}}: Output to D0~D7 depending on state of A7:
* A7 low: output dipswitch states DIP00~DIP07 (read $300001)
* A7 high: output IN01 to D7 (test switch) and TYPE to D6 (read $300081)
 
==Slot select==
*SLOTA~SLOTC: binary slot selection
*SLOTA~SLOTC: binary slot selection
*SLOT0~SLOT5: decoded slot selection
*SLOT0~SLOT5: decoded slot selection (active low)


=Connections=
MV1F:
MV1F:
*IN00: Ground
*IN00: Ground
Line 36: Line 52:


MV2B:
MV2B:
*IN303: NEO-E0 H6 50 (BNK0)
*IN304: 3 of PRO-C0, NEO-E0 H6 48
*IN304: 3 of PRO-C0, NEO-E0 H6 48
*IN303: NEO-E0 H6 50 (BNK0)


[[Category:Chips]]
[[Category:Chips]]

Latest revision as of 10:50, 18 November 2018

Package QFP64R
Manufacturer
First use 1991 ?
Used on MV1FZS MV1-1 ...

MVS specific chip.

Note: SYSTEMB is used to gate the SLOT* outputs.

Pinout


Edit this pinout

Signals

CPU

  • A4~A7: 68k address bus
  • D0~D7: 68k data bus

RTC

4990*: uPD4990 RTC interface

IN3 DIPRD1: Output IN300~IN304 to D0~D4 and CALTP/CALDOUT to D6/D7 (read $320001). D5 is IN00 ?

I/O

DIPRD0: Output to D0~D7 depending on state of A7:

  • A7 low: output dipswitch states DIP00~DIP07 (read $300001)
  • A7 high: output IN01 to D7 (test switch) and TYPE to D6 (read $300081)

Slot select

  • SLOTA~SLOTC: binary slot selection
  • SLOT0~SLOT5: decoded slot selection (active low)

Connections

MV1F:

  • IN00: Ground
  • IN01: Test switch
  • IN300: P1 Coin switch
  • IN301: P2 Coin switch
  • IN302: Service switch
  • IN303/IN304: VCC

MV2B:

  • IN303: NEO-E0 H6 50 (BNK0)
  • IN304: 3 of PRO-C0, NEO-E0 H6 48