MV2F: Difference between revisions

From NeoGeo Development Wiki
Jump to navigation Jump to search
mNo edit summary
Line 7: Line 7:
todo: formatting, maybe pics
todo: formatting, maybe pics


<pre>Z80 A0~A15 to NEO-E0 @ K10:
Z80 A0~A15 is buffered through [[NEO-E0]] @ K10 to SDA0~SDA15 of both cart slots.
Z80 A0(30) -> E0 A1(64)
Z80 A1(31) -> E0 A2(1)
Z80 A2(32) -> E0 A3(2)
Z80 A3(33) -> E0 A4(3)
Z80 A4(34) -> E0 A5(4)
Z80 A5(35) -> E0 A6(15)
Z80 A6(36) -> E0 A7(16)
Z80 A7(37) -> E0 A8(17)
Z80 A8(38) -> E0 A9(18)
Z80 A9(39) -> E0 A10(19)
Z80 A10(40) -> E0 A11(20)
Z80 A11(1) -> E0 A12(21)
Z80 A12(2) -> E0 A13(31)
Z80 A13(3) -> E0 A14(32)
Z80 A14(4) -> E0 A15(33)
Z80 A15(5) -> E0 A16(34)


NEO-E0 @ K10 to cart slots:
{| class="wikitable"
Y0~Y15 from this NEO-E0 go to SDA0~SDA15 on both cart slots (A43~A58 on the CHA connector)
|Z80 || NEO-E0
Y0 -> #1 & #2 CHA A43(A0)
|-
etc...
|A0(30) || A1(64)
Y15 -> #1 & #2 CHA A58(A15)
|-
|A1(31) || A2(1)
|-
|A2(32) || A3(2)
|-
|A3(33) || A4(3)
|-
|A4(34) || A5(4)
|-
|A5(35) || A6(15)
|-
|A6(36) || A7(16)
|-
|A7(37) || A8(17)
|-
|A8(38) || A9(18)
|-
|A9(39 || A10(19)
|-
|A10(40) || A11(20)
|-
|A11(1) || A12(21)
|-
|A12(2) || A13(31)
|-
|A13(3) || A14(32)
|-
|A14(4) || A15(33)
|-
|A15(5) || A16(34)
|}


Z80 D0~D7 multiplexed from NEO-257 @ J9:
{| class="wikitable"
Z80 D0(14) -> 257 Y8(40)
|NEO-E0 || CHA slot #1 & #2
Z80 D1(15) -> 257 Y9(41)
|-
Z80 D2(12) -> 257 Y10(43)
|Y0(5) || SDA0(A43)
Z80 D3(8) -> 257 Y11(44)
|-
Z80 D4(7) -> 257 Y12(55)
|Y1(6) || SDA1(A44)
Z80 D5(9) -> 257 Y13(56)
|-
Z80 D6(10) -> 257 Y14(59)
|Y2(7) || SDA2(A45)
Z80 D7(13) -> 257 Y15(60)
|-
|Y3(8) || SDA3(A46)
|-
|Y4(9) || SDA4(A47)
|-
|Y5(11) || SDA5(A48)
|-
|Y6(12) || SDA6(A49)
|-
|Y7(13) || SDA7(A50)
|-
|Y8(14) || SDA8(A51)
|-
|Y9(22) || SDA9(A52)
|-
|Y10(23) || SDA10(A53)
|-
|Y11(24) || SDA11(A54)
|-
|Y12(27) || SDA12(A55)
|-
|Y13(28) || SDA13(A56)
|-
|Y14(29) || SDA14(A57)
|-
|Y15(30) || SDA15(A58)
|}


NEO-257 @ J9 to cart slots:
Z80 D0~D7 is multiplexed from each slot by [[NEO-257]] @ J9.
257 A8(36) -> #1 CHA SDD0(B51)
257 B8(37) -> #2 CHA SDD0(B51)
257 A9(38) -> #1 CHA SDD1(B52)
257 B9(39) -> #2 CHA SDD1(B52)
etc...


NEO-D0 to NEO-E0 @ K10 to cart slots:
{| class="wikitable"
D0 SDROM(11) -> 257 /OE(33) (for Y8~Y15 atleast, labelled as "GND" on wiki seems to be the /OE)
|Z80 || NEO-257
D0 SDMRD(39) -> E0 A17(36)
|-
D0 SDROM(11) -> E0 A18(37)
|D0(14) || Y8(40)
D0 SDRD0(45) -> E0 A19(38)
|-
D0 SDRD1(46) -> E0 A20(48)
|D1(15) || Y9(41)
E0 Y16(39) -> #1 & #2 CHA SDMRD(B50)
|-
E0 Y17(40) -> #1 & #2 CHA SDROM(B49)
|D2(12) || Y10(43)
E0 Y18(41) -> #1 & #2 CHA SDRD0(B47)
|-
E0 Y19(43) -> #1 & #2 CHA SDRD1(B48)
|D3(8) || Y11(44)
|-
|D4(7) || Y12(55)
|-
|D5(9) || Y13(56)
|-
|D6(10) || Y14(59)
|-
|D7(13) || Y15(60)
|}


NEO-F0 to NEO-257 @ J9:
{| class="wikitable"
F0 SLOTA(39) -> 257 SELECT(17)
|NEO-257 || CHA slot #1
|-
|A8(36) || CHA SDD0(B51)
|-
|A9(38) || CHA SDD1(B52)
|-
|A10(45) || CHA SDD2(B53)
|-
|A11(47) || CHA SDD3(B54)
|-
|A12(51) || CHA SDD4(B55)
|-
|A13(53) || CHA SDD5(B56)
|-
|A14(62) || CHA SDD6(B57)
|-
|A15(64) || CHA SDD7(B58)
|-
|}


(note "A1~A2"3 considered the 68k bus, probably named A0-A23 officially with "A0" unused on 1 slot)</pre>
{| class="wikitable"
|NEO-257 || CHA slot #2
|-
|B8(37) || CHA SDD0(B51)
|-
|B9(39) || CHA SDD1(B52)
|-
|B10(46) || CHA SDD2(B53)
|-
|B11(48) || CHA SDD3(B54)
|-
|B12(52) || CHA SDD4(B55)
|-
|B13(54) || CHA SDD5(B56)
|-
|B14(63) || CHA SDD6(B57)
|-
|B15(1) || CHA SDD7(B58)
|-
|}
 
Multiplexer slot selection from [[NEO-F0]] and /OE from NEO-D0 to NEO-257.
 
{| class="wikitable"
|NEO-D0 || NEO-257
|-
|SDROM(11) || Y8~Y15 /OE(33)
|}
 
{| class="wikitable"
|NEO-F0 || NEO-257
|-
|SLOTA(39) || SELECT(17)
|}
 
[[NEO-D0]] signals for Z80 reads are also buffered through NEO-E0 @ K10.
 
{| class="wikitable"
|NEO-D0 || NEO-E0
|-
|SDMRD(39) || A17(36)
|-
|SDROM(11) || A18(37)
|-
|SDRD0(45) || A19(38)
|-
|SDRD1(46) || A20(48)
|}
 
{| class="wikitable"
|NEO-E0 || CHA slot #1 & #2
|-
|Y16(39) || SDMRD(B50)
|-
|Y17(40) || SDROM(B49)
|-
|Y18(41) || SDRD0(B47)
|-
|Y19(43) || SDRD1(B48)
|}

Revision as of 10:06, 5 May 2012

Revised 2 slot board with the second generation chipset.

Pinouts

Z80

todo: formatting, maybe pics

Z80 A0~A15 is buffered through NEO-E0 @ K10 to SDA0~SDA15 of both cart slots.

Z80 NEO-E0
A0(30) A1(64)
A1(31) A2(1)
A2(32) A3(2)
A3(33) A4(3)
A4(34) A5(4)
A5(35) A6(15)
A6(36) A7(16)
A7(37) A8(17)
A8(38) A9(18)
A9(39 A10(19)
A10(40) A11(20)
A11(1) A12(21)
A12(2) A13(31)
A13(3) A14(32)
A14(4) A15(33)
A15(5) A16(34)
NEO-E0 CHA slot #1 & #2
Y0(5) SDA0(A43)
Y1(6) SDA1(A44)
Y2(7) SDA2(A45)
Y3(8) SDA3(A46)
Y4(9) SDA4(A47)
Y5(11) SDA5(A48)
Y6(12) SDA6(A49)
Y7(13) SDA7(A50)
Y8(14) SDA8(A51)
Y9(22) SDA9(A52)
Y10(23) SDA10(A53)
Y11(24) SDA11(A54)
Y12(27) SDA12(A55)
Y13(28) SDA13(A56)
Y14(29) SDA14(A57)
Y15(30) SDA15(A58)

Z80 D0~D7 is multiplexed from each slot by NEO-257 @ J9.

Z80 NEO-257
D0(14) Y8(40)
D1(15) Y9(41)
D2(12) Y10(43)
D3(8) Y11(44)
D4(7) Y12(55)
D5(9) Y13(56)
D6(10) Y14(59)
D7(13) Y15(60)
NEO-257 CHA slot #1
A8(36) CHA SDD0(B51)
A9(38) CHA SDD1(B52)
A10(45) CHA SDD2(B53)
A11(47) CHA SDD3(B54)
A12(51) CHA SDD4(B55)
A13(53) CHA SDD5(B56)
A14(62) CHA SDD6(B57)
A15(64) CHA SDD7(B58)
NEO-257 CHA slot #2
B8(37) CHA SDD0(B51)
B9(39) CHA SDD1(B52)
B10(46) CHA SDD2(B53)
B11(48) CHA SDD3(B54)
B12(52) CHA SDD4(B55)
B13(54) CHA SDD5(B56)
B14(63) CHA SDD6(B57)
B15(1) CHA SDD7(B58)

Multiplexer slot selection from NEO-F0 and /OE from NEO-D0 to NEO-257.

NEO-D0 NEO-257
SDROM(11) Y8~Y15 /OE(33)
NEO-F0 NEO-257
SLOTA(39) SELECT(17)

NEO-D0 signals for Z80 reads are also buffered through NEO-E0 @ K10.

NEO-D0 NEO-E0
SDMRD(39) A17(36)
SDROM(11) A18(37)
SDRD0(45) A19(38)
SDRD1(46) A20(48)
NEO-E0 CHA slot #1 & #2
Y16(39) SDMRD(B50)
Y17(40) SDROM(B49)
Y18(41) SDRD0(B47)
Y19(43) SDRD1(B48)