Rendering logic: Difference between revisions
Jump to navigation
Jump to search
mNo edit summary |
mNo edit summary |
||
| Line 5: | Line 5: | ||
* [[NEO-GRC]], [[NEO-OFC]] (CD systems) | * [[NEO-GRC]], [[NEO-OFC]] (CD systems) | ||
* [[NEO-GRZ]] (CDZ, MV-1C ?) | * [[NEO-GRZ]] (CDZ, MV-1C ?) | ||
GPUs all need 3 cycles of the 6MHz pixel clock to parse one sprite (320px / 96 sprite per line max) ? | |||
See [[graphics pipeline]] for details and interconnections between chips and cartridges. | See [[graphics pipeline]] for details and interconnections between chips and cartridges. | ||
[[Category:Video system]] | [[Category:Video system]] | ||
Revision as of 05:17, 26 June 2012
On the NeoGeo hardware, the term GPU (Graphics Processing Unit) may refer to pairs of different chips used to generate the video signal.
- PRO-A0, PRO-B0 (early)
- LSPC2-A2, NEO-B1 (most common)
- NEO-GRC, NEO-OFC (CD systems)
- NEO-GRZ (CDZ, MV-1C ?)
GPUs all need 3 cycles of the 6MHz pixel clock to parse one sprite (320px / 96 sprite per line max) ?
See graphics pipeline for details and interconnections between chips and cartridges.