LSPC-A0

From NeoGeo Development Wiki
Revision as of 21:48, 3 August 2012 by Furrtek (talk | contribs)
Jump to navigation Jump to search

Pinout

1:VCC 2:A1 3:A2 4:A3 5:D0 6:D1 7:D2 8:D3 9:D4 10:D5 11:D6 12:D7 13:D8 14:D9 15:D10 16:D11 17:D12 18:D13 19:GND 20:VCC 21:GND 22:D14 23:D15 24:Slow VRAM A0 25:Slow VRAM A1 26:Slow VRAM A2 27:Slow VRAM A3 28:Slow VRAM A4 29:Slow VRAM A5 30:Slow VRAM A6 31:Slow VRAM A7 32:Slow VRAM A8 33:Slow VRAM A9 34:Slow VRAM A10 35:Slow VRAM A11 36:Slow VRAM A12 37:Slow VRAM A13 38:Slow VRAM A14 39:Slow VRAM D0 (K9) 40:VCC 41:GND 42:GND 43:Slow VRAM D1 44:Slow VRAM D2 45:Slow VRAM D3 46:Slow VRAM D4 47:Slow VRAM D5 48:Slow VRAM D6 49:Slow VRAM D7 50:Slow VRAM D0 (L9) 51:Slow VRAM D1 52:Slow VRAM D2 53:Slow VRAM D3 54:Slow VRAM D4 55:Slow VRAM D5 56:Slow VRAM D6 57:Slow VRAM D7 58:Slow VRAM /OE 59:Slow VRAM /RW 60: 4 61: 3 62: BR2 63: 1 64: 2 65: 3 66: 4 67: TR5 5814 bot 68: 4 69: 3 70: BR2 71: 1 72: 2 73: 3 74: 4 75: TR5 5814 top 76: TL4 5814 77: 8RB 68k 78: 9RB 68k 79: GND 80: GND 81: VCC 82: 5RL LO 83: 6 84: 7 85: 8 86: 9 87: 10 88: 11 89: 12 90: 4/5/8 LU 91: 4/5/8 92: 4/5/8 93: 6 94: 2n 3LU 95: pareil 96: 2 LU 97: 1n 98: 99: VCC 100: GND 101: VCC 102: 3 N9 103: 4 N9 104: 7 N9 105: 5 N10 106: 16 N10 107: 3 N10 108: 6 P10 109: 110: 111: 112: 113: 114: 115: 116: 117: 118: 119: 120: VCC