Graphics pipeline: Difference between revisions
Jump to navigation
Jump to search
mNo edit summary |
mNo edit summary |
||
| Line 17: | Line 17: | ||
*[[NEO-SFT]] new ZMC2 ? | *[[NEO-SFT]] new ZMC2 ? | ||
The sprite and fix DRAM bus can be switched between from NEO-OFC and the 68k bus for upload of graphics, thus allowing [[software rendering]]. | |||
=Last gen chipset= | =Last gen chipset= | ||
Revision as of 08:40, 16 December 2011
First gen PRO chipset
Second gen chipset
MVS
AES
CD gen chipset
The sprite and fix DRAM bus can be switched between from NEO-OFC and the 68k bus for upload of graphics, thus allowing software rendering.