NEO-G0: Difference between revisions
Jump to navigation
Jump to search
m (ChipInfo) |
m (→MV2B @ C7 pinout: wrong position of chip) |
||
Line 94: | Line 94: | ||
<div style="clear: left;"></div> | <div style="clear: left;"></div> | ||
=MV2B @ | =MV2B @ B7 pinout= | ||
Palette RAM and memory card access. Palette RAM /WE and System ROM /OE generation. | Palette RAM and memory card access. Palette RAM /WE and System ROM /OE generation. |
Revision as of 10:07, 10 June 2018
Package | QFP64R |
Manufacturer | |
First use | 1992 ? |
Used on | MV2B ... |
Quadruple 245 with additional OR and AND gates. Predecessor of NEO-BUF.
Internal logic
|
AES pinout
Palette RAM and memory card access. Palette RAM /WE and P1 ROM /OE generation.
OpenOffice Draw file: File:Neo-g0 aes.odg |
|
MV2B @ J4 pinout
68k data bus access for both slots.
OpenOffice Draw file: File:Neo-g0 mv2b J4.odg |
|
MV2B @ J12 pinout
ADPCM buses access for both slots.
OpenOffice Draw file: File:Neo-g0 mv2b J12.odg |
|
MV2B @ B7 pinout
Palette RAM and memory card access. Palette RAM /WE and System ROM /OE generation.
OpenOffice Draw file: File:Neo-g0 mv2b C7.odg |
Very similar connections with the one used in the AES.
|