Graphics pipeline
First gen PRO chipset
Second gen chipset
MVS
AES
CD gen chipset
The sprite and fix DRAM bus can be switched between from NEO-OFC and the 68k bus for upload of graphics, thus allowing software rendering.
The sprite and fix DRAM bus can be switched between from NEO-OFC and the 68k bus for upload of graphics, thus allowing software rendering.