LSPC2-A2: Difference between revisions

From NeoGeo Development Wiki
Jump to navigation Jump to search
mNo edit summary
 
mNo edit summary
 
(15 intermediate revisions by 2 users not shown)
Line 1: Line 1:
[[File:aes_lspc2a2.jpg|right|thumb|LSPC2-A2 graphics chip found in an AES system.]]
{{ChipInfo
|picture=aes_lspc2a2.jpg
|pkg=QFP176
|manu=fujitsu
|date=1992 ?
|gates=
|used_on={{PCB|NEO-AES3-4 board}} {{PCB|MV1FZS}}...
}}


The LSPC chips are only found in cartridge systems, they provide pixel data for the [[Video DAC]]. (the line buffer for color data is most likely in the NEO-B1 but don't know for sure...).
LSPC2-A2 is the second generation Line SPrite Controller, it is only found in cartridge systems.


LSPC-A0 chips can be found on early MVS slots and AES systems and work alongside the [[PRO-B0]] chip.  LSPC2-A2 chips are found in second revision systems and work with the [[NEO-B1]] chip.
*Generates {{Chipname|S ROM}}, {{Chipname|C ROM}} and {{Chipname|LO}} ROM addresses based on current display line and [[VRAM]] content
*Sync output
*{{Chipname|NEO-B1}} control
*68k IRQs
*68k VRAM access arbitration


==Graphics==
First generation {{Chipname|LSPC-A0}} chips can be found in earlier systems.


Two separate buses run in parallel to fetch data from [[VRAM]] for rendering the screen.  Each bus connects to a pair of 8bit chips, forming a 16bit bus.
=Graphics=


*VRAM 0000-7FFF - 2x 62256/43256 (120ns(?) or faster)
Two separate busses run in parallel to fetch data from the two VRAM zones. Each bus connects to a pair of 8-bit RAM chips.
*VRAM 8000-87FF - 2x 5814/5863/6116 (45ns or faster)


The LSPC arbitrates all VRAM access and allows for 68k access at any time during rendering without display glitches.  The interface is slow and data writes are ignored when games write VRAM too quickly, especially with overclocked systems *specifics go here maybe*.
*VRAM $0000~$7FFF - 2x 62256/43256
*VRAM $8000~$87FF - 2x 5814/5863/6116


It shares a 24bit bus with the [[NEO-B1]] which goes out to the [[Pinouts#Cartridges|CHA connector]] on the cart slot for addressing [[S ROM]]s, [[C ROM]]s and the on-board [[LO]] ROM.
The LSPC arbitrates all VRAM access and allows for {{Chipname|68k}} access at any time during rendering without display glitches if they aren't made too fast. See [[VRAM]] for timing requirements.


==IRQ==
It shares the 24-bit [[P bus]] (P0~P23) with NEO-B1 and the on-board [[L0 ROM]], which goes out to the [[Pinouts#Cartridges|CHA connector]] on the cart slot for addressing {{Chipname|S ROM}}s and {{Chipname|C ROM}}s.


All 3 [[68k interrupts]] are generated by this chip.
=IRQs=


==Pinout==
All 3 possible [[68k interrupts]] are generated by this chip.
LSPC2-A2


D0~D3:2~5
=Pinout=
GND:6
D4~D6:7~9
D7:10
11
VCC:12
D8~D11:13~16
GND:17
D12~D15:18~21
GND:22
B0~B4:23~27
28
B5~B8:29~32
VCC:33
B9~B13:34~38
GND:39
B14:40
E0~E8:41~49
GND:50
E9~E13:51~55
VCC:56?
E14~E15:57~58
BOE:59?
BWE:60?
GND:61
REF:62?
63
INT:64
DOTA:65
DOTB:66
F0~F4:67~71
GND:72
F5~F8:73~76
VCC:77
F9,F10:78,79
F11~F13:80~82
GND:83
F14,F15:84,85
86
87
88
89
90
C3~C5:91~93
GND:94
C6~C10:95~99
VCC:100
4H:101
CC4:102
PK1:103
PK2:104
GND:105
1H1:106
2H1:107
SCH?:108
H:109
EVEN1:110
EVEN2:111
P0~P3:112~115
GND:116
P4~P7:117~120
VCC:121
P8~P13:122~126
GND:127
128
P14~P15:129,130
DIVO:131
TST0:132
133
P16~P19:134~137
GND:138
139
140
141
142
DIVI:143
VCC:144
VCS:145
RESETF:146
LOAD:147
148
GND?:149
SYNC:150
?NK2:151
CM?L:152
SL1?:153
SL2?:154
WE1~WE4:155~158
CK1:159
GND:160
CK2~CK4:161~163
SS1,SS2:164~165
VCC:166
IP0:167
IP1:168
RES:169
24H?:170
GND:171
LSPOE:172
LSPWE:173
A1~A3:174~176


CWE:??
{{Pinout|LSPC2-A2|640}}
SW?:14?
 
TST:??
*A1~A3: 68k address bus
*D0~D15: 68k data bus
*/LSPOE, /LSPWE: Decoded chip read/write
*B0~B14: Low VRAM address bus
*E0~E15: Low VRAM data bus
*/BOE, /BWE: Low VRAM read/write
*C0~C10: Fast VRAM address bus
*/CWE: Fast VRAM write enable
*F0~F15: Fast VRAM data bus
*P0~P23: Multiplexed [[P bus]]
*1H1: [[Clock]] used by NEO-B1
*2H1: S ROM A3
*24M: 24MHz clock input from {{Chipname|NEO-D0}}
*8M: 8MHz clock output to the {{Chipname|YM2610}}
*4M: 4MHz clock output to the {{Chipname|Z80}}
*CA4: C ROM A4
*DIVI, DIVO, REF, TSTD: Independant frequency division circuit used by the [[video PLL]]
*EVEN1, EVEN2, H, LOAD: C ROM serializer control, see {{Chipname|NEO-ZMC2}}
*DOTA, DOTB: Pixel opacity inputs from NEO-ZMC2
*IP0, IP1: 68k interrupt lines
*PK1: Clock to latch C ROM address from P bus
*PK2: Clock to latch S ROM address from P bus
*RESETP: Reset pulse output
*SYNC: Video sync signal output
*TST: Enable test mode, uses D0~D10 (always tied to ground)
*VCS: L0 ROM output enable
*WE1~WE4: Synchronous write enable signals for NEO-B1
*CK1~CK4: Clocks for rendering and output for NEO-B1
*SS1, SS2: NEO-B1 control
*BNKB: Video blanking (for V-blank)
*CHBL: Video blanking (for H-blank, sent to NEO-B1)
*PAL/NTSC: Video mode selection, latched during reset


[[Category:Chips]]
[[Category:Chips]]

Latest revision as of 01:10, 8 July 2018

Package QFP176
Manufacturer
First use 1992 ?
Used on NEO-AES3-4 board MV1FZS...

LSPC2-A2 is the second generation Line SPrite Controller, it is only found in cartridge systems.

  • Generates S ROM, C ROM and LO ROM addresses based on current display line and VRAM content
  • Sync output
  • NEO-B1 control
  • 68k IRQs
  • 68k VRAM access arbitration

First generation LSPC-A0 chips can be found in earlier systems.

Graphics

Two separate busses run in parallel to fetch data from the two VRAM zones. Each bus connects to a pair of 8-bit RAM chips.

  • VRAM $0000~$7FFF - 2x 62256/43256
  • VRAM $8000~$87FF - 2x 5814/5863/6116

The LSPC arbitrates all VRAM access and allows for 68k access at any time during rendering without display glitches if they aren't made too fast. See VRAM for timing requirements.

It shares the 24-bit P bus (P0~P23) with NEO-B1 and the on-board L0 ROM, which goes out to the CHA connector on the cart slot for addressing S ROMs and C ROMs.

IRQs

All 3 possible 68k interrupts are generated by this chip.

Pinout


Edit this pinout

  • A1~A3: 68k address bus
  • D0~D15: 68k data bus
  • /LSPOE, /LSPWE: Decoded chip read/write
  • B0~B14: Low VRAM address bus
  • E0~E15: Low VRAM data bus
  • /BOE, /BWE: Low VRAM read/write
  • C0~C10: Fast VRAM address bus
  • /CWE: Fast VRAM write enable
  • F0~F15: Fast VRAM data bus
  • P0~P23: Multiplexed P bus
  • 1H1: Clock used by NEO-B1
  • 2H1: S ROM A3
  • 24M: 24MHz clock input from NEO-D0
  • 8M: 8MHz clock output to the YM2610
  • 4M: 4MHz clock output to the Z80
  • CA4: C ROM A4
  • DIVI, DIVO, REF, TSTD: Independant frequency division circuit used by the video PLL
  • EVEN1, EVEN2, H, LOAD: C ROM serializer control, see NEO-ZMC2
  • DOTA, DOTB: Pixel opacity inputs from NEO-ZMC2
  • IP0, IP1: 68k interrupt lines
  • PK1: Clock to latch C ROM address from P bus
  • PK2: Clock to latch S ROM address from P bus
  • RESETP: Reset pulse output
  • SYNC: Video sync signal output
  • TST: Enable test mode, uses D0~D10 (always tied to ground)
  • VCS: L0 ROM output enable
  • WE1~WE4: Synchronous write enable signals for NEO-B1
  • CK1~CK4: Clocks for rendering and output for NEO-B1
  • SS1, SS2: NEO-B1 control
  • BNKB: Video blanking (for V-blank)
  • CHBL: Video blanking (for H-blank, sent to NEO-B1)
  • PAL/NTSC: Video mode selection, latched during reset
Retrieved from "https://wiki.neogeodev.org/index.php?title=LSPC2-A2&oldid=6156"