Schematics: Difference between revisions

From NeoGeo Development Wiki
Jump to navigation Jump to search
m (Created page with "Vectorized version: * Page 1: 68k, 68k RAM, SRAM, SP1, NEO-C1, joypad ports, UPD4990, battery circuit (0%) * Page 2: LSPC2, VRAM, NEO-IO, NEO-B1, NEO-ZMC2, SFIX, LO (0%) * Pa…")
 
mNo edit summary
Line 1: Line 1:
Vectorized version:
Vectorized version:
* Page 1: 68k, 68k RAM, SRAM, SP1, NEO-C1, joypad ports, UPD4990, battery circuit (0%)
* Page 1: [[68k]], [[User RAM|68k RAM]], [[Battery-backed RAM]], [[BIOSes|SP1]], [[NEO-C1]], [[joypad]] ports, [[UPD4990]], battery circuit (0%)
* Page 2: LSPC2, VRAM, [[NEO-IO]], NEO-B1, NEO-ZMC2, SFIX, LO (0%)
* Page 2: [[LSPC2-A2]], [[VRAM]], [[NEO-I0]], [[NEO-B1]], [[NEO-ZMC2]], [[SFIX]], [[LO]] (0%)
* Page 3: System register latch, NEO-E0, palette RAM, video DAC (0%)
* Page 3: System register latch, [[NEO-E0]], [[palette RAM]], [[video DAC]] (0%)
* Page 4: Z80, Z80 RAM, SM1, NEO-D0, YM2610, YM3016, [[headphone amp]] (0%)
* Page 4: [[Z80]], Z80 RAM, [[SM1]], [[NEO-D0]], [[YM2610]], [[YM3016]], [[headphone amp]] (0%)
* Page 5: [[speaker amp]], NEO-F0, DIP switches, cab outputs (0%)
* Page 5: [[speaker amp]], [[NEO-F0]], [[DIPs|DIP switches]], cab outputs (0%)
* Page 6: Daughterboard connections (0%)
* Page 6: Daughterboard connections (0%)
* Page 8: Daughterboard connections (0%)
* Page 8: Daughterboard connections (0%)

Revision as of 05:43, 8 March 2011

Vectorized version:

Link to last SVG file: