NEO-I0: Difference between revisions
Jump to navigation
Jump to search
mNo edit summary |
m (→Pinout) |
||
| Line 17: | Line 17: | ||
=Pinout= | =Pinout= | ||
{{Pinout|NEO-I0|640px}} | |||
*A0~A3,A7: {{Chipname|68k}} address bus | *A0~A3,A7: {{Chipname|68k}} address bus | ||
*P0~P15: [[ | *P0~P15: [[P bus]] | ||
*Q01~Q18: SFIX ROM address lines | *Q01~Q18: [[SFIX ROM]] address lines | ||
*SM1CS(ORO0): [[SM1]] ROM chip select, made from SYSTEM(ORI0) OR SDROM(ORI1) | *SM1CS(ORO0): [[SM1]] ROM chip select, made from SYSTEM(ORI0) OR SDROM(ORI1) | ||
*SYNCOUT = SYNCIN XOR SYNCREV (SYNCREV always tied to ground ?) | *SYNCOUT = SYNCIN XOR SYNCREV (SYNCREV always tied to ground ?) | ||
| Line 32: | Line 28: | ||
*Q23, Q24: LOCK1, LOCK2 | *Q23, Q24: LOCK1, LOCK2 | ||
*DS0, DS1: Data select for 2-slot systems made from SLOT0, SLOT1, PORTADRS and ROMOE, goes to a {{Chipname|NEO-G0}} | *DS0, DS1: Data select for 2-slot systems made from SLOT0, SLOT1, PORTADRS and ROMOE, goes to a {{Chipname|NEO-G0}} | ||
* | *COUNTOUT: Address decode from {{Chipname|NEO-F0}} | ||
[[Category:Chips]] | [[Category:Chips]] | ||
Revision as of 02:25, 8 July 2018
| |
| Package | QFP64R |
| Manufacturer | 
|
| First use | 1990 ? |
| Used on | MV2B ... |
MVS specific chip that does a bunch of unrelated things.
- S ROM 16bit address latch for the SFIX ROM, same as S ROM portion of NEO-273
- SM1 /CS output when Z80 is reading from ROM and onboard ROMs are enabled
- ROMOE output for cartridge(s) PROG board
- Video sync inversion (or not) to JAMMA connector
- Coin counter and coin lockout outputs
Pinout
- A0~A3,A7: 68k address bus
- P0~P15: P bus
- Q01~Q18: SFIX ROM address lines
- SM1CS(ORO0): SM1 ROM chip select, made from SYSTEM(ORI0) OR SDROM(ORI1)
- SYNCOUT = SYNCIN XOR SYNCREV (SYNCREV always tied to ground ?)
- Q21, Q22: METER1, METER2
- Q23, Q24: LOCK1, LOCK2
- DS0, DS1: Data select for 2-slot systems made from SLOT0, SLOT1, PORTADRS and ROMOE, goes to a NEO-G0
- COUNTOUT: Address decode from NEO-F0