Schematics: Difference between revisions

From NeoGeo Development Wiki
Jump to navigation Jump to search
m (Created page with "Vectorized version: * Page 1: 68k, 68k RAM, SRAM, SP1, NEO-C1, joypad ports, UPD4990, battery circuit (0%) * Page 2: LSPC2, VRAM, NEO-IO, NEO-B1, NEO-ZMC2, SFIX, LO (0%) * Pa…")
 
(→‎AES (home): Added re-draw of page 5 schematic, preserved link to original scan)
 
(21 intermediate revisions by 4 users not shown)
Line 1: Line 1:
Vectorized version:
=AES (home)=
* Page 1: 68k, 68k RAM, SRAM, SP1, NEO-C1, joypad ports, UPD4990, battery circuit (0%)
* Page 2: LSPC2, VRAM, [[NEO-IO]], NEO-B1, NEO-ZMC2, SFIX, LO (0%)
* Page 3: System register latch, NEO-E0, palette RAM, video DAC (0%)
* Page 4: Z80, Z80 RAM, SM1, NEO-D0, YM2610, YM3016, [[headphone amp]] (0%)
* Page 5: [[speaker amp]], NEO-F0, DIP switches, cab outputs (0%)
* Page 6: Daughterboard connections (0%)
* Page 8: Daughterboard connections (0%)
* Page 9: Cartridge connections (0%)


Link to last SVG file:
Big thanks to Wolfsoft and ArcadeTV for the scans.


[[Category:CPUs]]
 
On page 6: There are two resistors in the bottom left corner that can't be seen due the page fold.
The R48 4.7k is connected to VCC and R49 4.7k is connected to GND.
 
Both resistors are connected to pin3 of U31A.
 
 
<gallery widths=300px heights=190px perrow=3>
File:Neogeo_aes_schematics_pal_2-page-001.jpg|'''Page 1''':{{Chipname|68k}} [[68k user RAM]] {{Chipname|NEO-C1}}
File:Neogeo_aes_schematics_pal_2-page-002.jpg|'''Page 2''':{{Chipname|NEO-G0}} [[Palette RAM]] [[Video DAC]]
File:Neogeo_aes_schematics_pal_2-page-003.jpg|'''Page 3''':{{Chipname|NEO-B1}} [[Reset generator]] [[Joypad]] ports
File:Neogeo_aes_schematics_pal_2-page-004.jpg|'''Page 4''':{{Chipname|LSPC2-A2}} [[L0 ROM]] [[VRAM]]
File:NeoGeo Z80-RAM-NEO-DO.png|'''Page 5''':{{Chipname|Z80}} [[Z80 RAM]] {{Chipname|NEO-D0}} [[:File:Neogeo aes schematics pal 2-page-005.jpg|(original scan)]]
File:Neogeo_aes_schematics_pal_2-page-006.jpg|'''Page 6''':{{Chipname|YM2610}} {{Chipname|YM3016}} {{Chipname|NEO-C1}}
File:Neogeo_aes_schematics_pal_2-page-007.jpg|'''Page 7''':[[Video encoder]]
File:Neogeo_aes_schematics_pal_2-page-008.jpg|'''Page 8''':[[Pinouts|cartridge slot]]
File:Neogeo_aes_schematics_pal_2-page-009.jpg|'''Page 9''':[[Memory mapped registers|System latch]] {{Chipname|NEO-E0}} [[Power supply]]
File:Neogeo_aes_schematics_pal_2-page-010.jpg|'''Page 10''':[[Memory card]]
File:Neogeo_aes_schematics_pal_2-page-011.jpg|'''Page 11''':[[Video PLL]]
</gallery>
 
=MVS (MV1F)=
 
<span style="color:#FF0000"><B>Beware !</B> There's an error on page 9 (cartridge edge connections): <b>ROMOE/4MB are swapped</B>. ROMOE should be on pin 33 bottom, and 4MB is on pin 34 bottom.</span>
 
<gallery widths=300px heights=190px perrow=3>
File:mv1fs-page1.jpg|'''Page 1''':{{Chipname|68k}} [[System ROM]] [[68k user RAM]] [[Battery-backed RAM]] {{Chipname|NEO-C1}} [[Joypad]] ports {{Chipname|UPD4990}} [[Battery circuit]]
File:mv1fs-page2.jpg|'''Page 2''':{{Chipname|LSPC2-A2}} [[VRAM]] {{Chipname|NEO-I0}} {{Chipname|NEO-B1}} {{Chipname|NEO-ZMC2}} [[SFIX ROM]] [[L0 ROM]]
File:mv1fs-page3.jpg|'''Page 3''':{{Chipname|NEO-E0}} [[Memory mapped registers|System latch]] [[Palette RAM]] [[Video DAC]]
File:mv1fs-page4.jpg|'''Page 4''':{{Chipname|Z80}} [[Z80 RAM]] [[SM1]] ROM {{Chipname|NEO-D0}} {{Chipname|YM2610}} {{Chipname|YM3016}} [[Headphone amp]]
File:mv1fs-page5.jpg|'''Page 5''':[[Power amp]] {{Chipname|NEO-F0}} [[DIPs|DIP switches]] [[Cab interface]]
File:mv1fs-page6.jpg|'''Page 6''':Daughterboard connections
File:mv1fs-page7.jpg|'''Page 7'''
File:mv1fs-page8.jpg|'''Page 8''':Daughterboard connections
File:mv1fs-page9.jpg|'''Page 9''':Cartridge connections
</gallery>
 
=Peripheral (home/arcade)=
<gallery widths=300px heights=190px perrow=3>
File:Neo Geo Steering Wheel Schematic.jpg|Steering wheel schematic for Thrash Rally.
</gallery>
 
 
[[Category:Cartridge systems]]
[[Category:Chips]]
[[Category:Chips]]
__NOTOC__

Latest revision as of 23:58, 24 September 2023

AES (home)

Big thanks to Wolfsoft and ArcadeTV for the scans.


On page 6: There are two resistors in the bottom left corner that can't be seen due the page fold.

The R48 4.7k is connected to VCC and R49 4.7k is connected to GND.

Both resistors are connected to pin3 of U31A.


MVS (MV1F)

Beware ! There's an error on page 9 (cartridge edge connections): ROMOE/4MB are swapped. ROMOE should be on pin 33 bottom, and 4MB is on pin 34 bottom.

Peripheral (home/arcade)

  • Steering wheel schematic for Thrash Rally.

    Steering wheel schematic for Thrash Rally.


Retrieved from "https://wiki.neogeodev.org/index.php?title=Schematics&oldid=8298"