Memory mapped registers: Difference between revisions
m (Decode mask info moved up top, small corrections.) |
(Mirror guesser) |
||
Line 1: | Line 1: | ||
=Address decode masks= | =Address decode masks= | ||
Line 15: | Line 17: | ||
This means that it should also be accessible at $300002, $300004, $300006... up to $31FFFE. The highest address is BASE OR (NOT MASK). | This means that it should also be accessible at $300002, $300004, $300006... up to $31FFFE. The highest address is BASE OR (NOT MASK). | ||
==Mirror guesser== | |||
<div id="mirror-guesser"></div> | |||
<div id="mguessresult"></div> | |||
Revision as of 23:07, 17 April 2016
Address decode masks
Decode masks aren't verified !
Decode masks are used to know which register will be mapped to a precise address, they can be seen as a sort of mirroring range notation.
A "1" bit means that the corresponding address line is involved in decoding, a "0" bit means it can be anything.
For example, REG_P1CNT's base is $300000 and its mask is $FE0001:
BASE 00110000 00000000 00000000 MASK 11111110 00000000 00000001 0011000x xxxxxxxx xxxxxxx0
This means that it should also be accessible at $300002, $300004, $300006... up to $31FFFE. The highest address is BASE OR (NOT MASK).
Mirror guesser
Register descriptions
I/O registers
Address | Decode mask | Name | Read | Write | Handled by | ||||||||||||||||||
$300000 | $FE0001 | REG_P1CNT | Player 1 controls or trackball data (active low)
|
? | NEO-C1 | ||||||||||||||||||
$300001 | $FE0081 | REG_DIPSW | Hardware DIPs (active low)
|
Kick watchdog | NEO-F0 (read), NEO-B1 (write) | ||||||||||||||||||
$300081 | $FE0081 | REG_SYSTYPE | IN01 to D7 (test switch) and TYPE to D6, see NEO-F0 | ? | NEO-F0 | ||||||||||||||||||
$320000 | $FE0001 | REG_SOUND | Read Z80 reply code | Send command to Z80 | NEO-C1 | ||||||||||||||||||
$320001 | $FE0001 | REG_STATUS_A | Switch inputs are active low
|
? | NEO-F0 | ||||||||||||||||||
$340000 | $FE0001 | REG_P2CNT | Player 2 controls (active low)
|
? | NEO-C1 | ||||||||||||||||||
$380000 | $FE0001 | REG_STATUS_B | Aux inputs (active low)
|
? | NEO-C1 | ||||||||||||||||||
$380001 | $FE0071 | REG_POUTPUT | ? | Joypad ports outputs
|
NEO-D0 | ||||||||||||||||||
$380011 | $FE0071 | REG_CRDBANK | ? |
|
NEO-D0 | ||||||||||||||||||
$380021 | $FE00F1 | REG_SLOT | ? |
(Mirror of REG_POUTPUT on the AES) |
NEO-F0 | ||||||||||||||||||
$380031 | $FE00F1 | REG_LEDLATCHES | ? |
LED data is latched on 1 to 0 transition. |
NEO-F0 | ||||||||||||||||||
$380041 | $FE00F1 | REG_LEDDATA | ? | 8-bit data for LEDs and EL panel. See MV-LED. | NEO-F0 | ||||||||||||||||||
$380051 | $FE00F1 | REG_RTCCTRL | ? | MAME upd4990a_control_16_w (Calendar)
|
NEO-F0 | ||||||||||||||||||
$380061 | $FE0071 | REG_RESETCC1 | ? | Any, coin counter 1 floats | NEO-I0 | ||||||||||||||||||
$380063 | $FE0071 | REG_RESETCC2 | ? | Any, coin counter 2 floats | NEO-I0 | ||||||||||||||||||
$380065 | $FE0071 | REG_RESETCL1 | ? | Any, coin lockout 1 floats | NEO-I0 | ||||||||||||||||||
$380067 | $FE0071 | REG_RESETCL2 | ? | Any, coin lockout 2 floats | NEO-I0 | ||||||||||||||||||
$3800D1 | $FE0071 | ? | REG_RTCOUT | Write to RTC
uPD4990AWrite(byteValue & 2, byteValue & 4, byteValue & 1); |
NEO-F0 | ||||||||||||||||||
$3800E1 | $FE0071 | REG_SETCC1 | ? | Any, coin counter 1 sinks current | NEO-I0 | ||||||||||||||||||
$3800E3 | $FE0071 | REG_SETCC2 | ? | Any, coin counter 2 sinks current | NEO-I0 | ||||||||||||||||||
$3800E5 | $FE0071 | REG_SETCL1 | ? | Any, coin lockout 1 sinks current | NEO-I0 | ||||||||||||||||||
$3800E7 | $FE0071 | REG_SETCL2 | ? | Any, coin lockout 2 sinks current | NEO-I0 |
System registers
Handled by a 74HC259 adressable latch on cart systems. Byte writes only. Decode mask: $FE0001.
Address | Name | Write |
$3A0001 | REG_NOSHADOW | Normal video output |
$3A0011 | REG_SHADOW | Darken video output |
$3A0003 | REG_SWPBIOS | BIOS vector table |
$3A0013 | REG_SWPROM | Use the cart's vector table |
$3A0005 | REG_CRDUNLOCK1 | Enable writes to memory card (use REG_CRDUNLOCK2 too) |
$3A0015 | REG_CRDLOCK1 | Disable writes to memory card |
$3A0007 | REG_CRDLOCK2 | Disable writes to memory card |
$3A0017 | REG_CRDUNLOCK2 | Enable writes to memory card (use REG_CRDUNLOCK1 too) |
$3A0009 | REG_CRDREGSEL | Enable "Register select" for memory card |
$3A0019 | REG_CRDNORMAL | Disable "Register select" for memory card |
$3A000B | REG_BRDFIX | Use the embedded SFIX and SM1 ROM |
$3A001B | REG_CRTFIX | Use the cart's S ROM and M1 ROM |
$3A000D | REG_SRAMLOCK | Write-protects backup RAM (MVS) |
$3A001D | REG_SRAMULOCK | Unprotects backup RAM (MVS) |
$3A000F | REG_PALBANK1 | Use palette bank 1 |
$3A001F | REG_PALBANK0 | Use palette bank 0 |
Video registers
Handled by the GPUs. Byte writes only work on even addresses and stores the same data in the MSB and LSB. Odd addresses aren't mapped ? Decode mask: $FE0001.
Address | Name | Read | Write | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
$3C0000 | REG_VRAMADDR | Read VRAM (address isn't changed) | Sets VRAM address | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
$3C0002 | REG_VRAMRW | Read VRAM (address isn't changed) | Write VRAM | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
$3C0004 | REG_VRAMMOD | Reads VRAM address modulo | Sets VRAM address modulo (signed) | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
$3C0006 | REG_LSPCMODE |
|
| ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
$3C0008 | REG_TIMERHIGH | Like REG_VRAMADDR. | MSBs of timer reload value. | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
$3C000A | REG_TIMERLOW | Like REG_VRAMRW. | LSBs of timer reload value. | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
$3C000C | REG_IRQACK | Like REG_VRAMMOD. | Interrupt Acknowledge (byte !).
| ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
$3C000E | REG_TIMERSTOP | Like REG_LSPCMODE. | Bit 0=1: Stops timer counter during first and last 16 lines (32 total) when in PAL mode. |
NeoGeo CD registers
Address | Name | Size | Read | Write | Handled by | ||||||||||||||||||||||||||||||||||
$FF0002 | ? | Word | ? | NeoRaine load_files, really interrupt mask ? | ? | ||||||||||||||||||||||||||||||||||
$FF0004 | ? | Word | ? | CDM3-2 BIOS writes 0,1,3,7 | ? | ||||||||||||||||||||||||||||||||||
$FF0006 | ? | Word | ? | CDM3-2 BIOS writes 0x71FF, CDZ writes 0x71FF | ? | ||||||||||||||||||||||||||||||||||
$FF0008 | ? | Word | ? | CDM3-2 BIOS writes 0x0000, CDZ writes 0x0000 | ? | ||||||||||||||||||||||||||||||||||
$FF000A | ? | Word | ? | CDM3-2 BIOS writes 0x7E40, CDZ writes 0x7E00 | ? | ||||||||||||||||||||||||||||||||||
$FF000E | ? | Byte | ? | CDM3-2 BIOS writes $3F,$3C | ? | ||||||||||||||||||||||||||||||||||
$FF000F | ? | Byte | ? | NeoCDIRQUpdate(byteValue);
CDM3-2 BIOS writes $20,$10,$08,$04 |
? | ||||||||||||||||||||||||||||||||||
$FF0011 | ? | Byte | ? | CDM3-2 BIOS writes $FE | ? | ||||||||||||||||||||||||||||||||||
$FF0017 | ? | Byte | nNeoCDMode
CDM3-2 BIOS read/writes bit 0 |
? | |||||||||||||||||||||||||||||||||||
$FF0061 | ? | Byte | ? | Bit 6: Execute DMA microcode | LC8953 | ||||||||||||||||||||||||||||||||||
$FF0064~$FF0073 | ? | (Long)words | ? | Registers used by microcode (NeoRaine upload_param) | |||||||||||||||||||||||||||||||||||
$FF007E~$FF008F | ? | Words | ? | Microcode (16x9bit instructions ?) | |||||||||||||||||||||||||||||||||||
$FF0101 | ? | Byte | nLC8951Register (4 LSB)
CDM3-2 BIOS writes low nibble |
LC8951 | |||||||||||||||||||||||||||||||||||
$FF0103 | ? | Byte | nLC8951Register value
CDM3-2 BIOS writes 0x10, CDZ writes 0x00 (start up init) |
LC8951 | |||||||||||||||||||||||||||||||||||
$FF0105 | ? | Byte | ? | nActiveTransferArea = byteValue
upload_type_w |
? | ||||||||||||||||||||||||||||||||||
$FF0108 | ? | Word | ? | CDM3-2 BIOS writes $5555 | ? | ||||||||||||||||||||||||||||||||||
$FF010C | ? | Word | ? | CDM3-2 BIOS writes $5555 and reads | ? | ||||||||||||||||||||||||||||||||||
$FF0111 | REG_DISBLSPR | Byte | ? | 1=Disable 0=Enable sprites | NEO-GRC/NEO-OFC | ||||||||||||||||||||||||||||||||||
$FF0115 | REG_DISBLFIX | Byte | ? | 1=Disable 0=Enable fix layer | |||||||||||||||||||||||||||||||||||
$FF0119 | REG_ENVIDEO | Byte | ? | Video output. 1=Enable 0=Disable | |||||||||||||||||||||||||||||||||||
$FF011C | REG_CDCONFIG | Word |
|
? | NEO-CDD board | ||||||||||||||||||||||||||||||||||
$FF0121 | REG_UPMAPSPR | Byte | ? | NeoSetSpriteSlot(1);
Set upload zone to SPR DRAM |
? | ||||||||||||||||||||||||||||||||||
$FF0123 | REG_UPMAPPCM | Set upload zone to PCM DRAM | |||||||||||||||||||||||||||||||||||||
$FF0127 | REG_UPMAPZ80 | Set upload zone to Z80 DRAM | |||||||||||||||||||||||||||||||||||||
$FF0129 | REG_UPMAPFIX | Set upload zone to FIX DRAM | |||||||||||||||||||||||||||||||||||||
$FF0141 | REG_UPUNMAPSPR | Unset SPR DRAM to upload zone | |||||||||||||||||||||||||||||||||||||
$FF0143 | REG_UPUNMAPPCM | Unset PCM DRAM to upload zone | |||||||||||||||||||||||||||||||||||||
$FF0147 | REG_UPUNMAPZ80 | Unset Z80 DRAM to upload zone | |||||||||||||||||||||||||||||||||||||
$FF0149 | REG_UPUNMAPFIX | Unset FIX DRAM to upload zone | |||||||||||||||||||||||||||||||||||||
$FF0161 | ? | ? | ? | NeoCDCommsRead Status FIFO 10 values (4 bits) | ? | ||||||||||||||||||||||||||||||||||
$FF0163 | ? | ? | ? | NeoCDCommsWrite(byteValue) Command FIFO 10 values (4 bits) | ? | ||||||||||||||||||||||||||||||||||
$FF0165 | ? | ? | ? | NeoCDCommsControl(byteValue & 1, byteValue & 2); (clock,send) | ? | ||||||||||||||||||||||||||||||||||
$FF016D | Byte | ? | MapVectorTable(!(byteValue == 0xFF)); | ? | |||||||||||||||||||||||||||||||||||
$FF016F | REG_DISBLIRQ | Byte | ? | Disable/enable interrupts nTransferWriteEnable = byteValue | ? | ||||||||||||||||||||||||||||||||||
$FF0181 | Byte | ? | Enable/Disable (Reset) CD assy | ? | |||||||||||||||||||||||||||||||||||
$FF0183 | REG_ENZ80 | Byte | ? | Enable/Disable (Reset) Z80 | ? | ||||||||||||||||||||||||||||||||||
$FF0188 | REG_CDDALEFTL | Word | See Reading CDDA sound levels | No effect | NEO-MGA | ||||||||||||||||||||||||||||||||||
$FF018A | REG_CDDARIGHTL | ||||||||||||||||||||||||||||||||||||||
$FF01A1 | ? | Byte | ? | Upload zone 1MiB SPR DRAM bank selection | ? | ||||||||||||||||||||||||||||||||||
$FF01A3 | ? | Byte | ? | Upload zone 512KiB PCM DRAM bank selection | ? | ||||||||||||||||||||||||||||||||||
$FF01A7 | ? | Byte | ? | CDM3-2 BIOS writes | ? | ||||||||||||||||||||||||||||||||||
$FF01FC | ? | Word | ? | CDDA control ? | ? | ||||||||||||||||||||||||||||||||||
$FF01FE | ? | Word | ? | CD DA/data switch ? | ? |