Category:Chips: Difference between revisions

From NeoGeo Development Wiki
Jump to navigation Jump to search
mNo edit summary
mNo edit summary
Line 64: Line 64:
|-
|-
|[[File:cd2_buf.jpg|x128px|center]]
|[[File:cd2_buf.jpg|x128px|center]]
|[[NEO-BUF]] (Fujitsu)
|[[NEO-BUF]]
|Dual 8-bit bidirectional buffer
|Dual 8-bit bidirectional buffer
|CD1, CD2, some late MVS
|CD1, CD2, some late MVS
Line 79: Line 79:
|-
|-
|[[File:aes_d0.jpg|x128px|center]]
|[[File:aes_d0.jpg|x128px|center]]
|[[NEO-D0]] (Fujitsu QFP64R)
|[[NEO-D0]]
|*Audio subsystem controller
|*Audio subsystem controller
*Output port
*Output port
Line 106: Line 106:
|-
|-
|[[File:aes_e0.jpg|x128px|center]]
|[[File:aes_e0.jpg|x128px|center]]
|[[NEO-E0]] (Fujitsu QFP64R)
|[[NEO-E0]]
|
|
*Vector table swapping
*Vector table swapping
Line 114: Line 114:
|-
|-
|[[File:mvs_f0.jpg|x128px|center]]
|[[File:mvs_f0.jpg|x128px|center]]
|[[NEO-F0]] (Fujitsu QFP64R)
|[[NEO-F0]]
|
|
*Calendar access
*Calendar access
Line 124: Line 124:
|-
|-
|[[File:aes_g0.jpg|x128px|center]]
|[[File:aes_g0.jpg|x128px|center]]
|[[NEO-G0]] (Fujitsu QFP64R)
|[[NEO-G0]]
|
|
Quad 245 bidirectional buffer.
Quad 245 bidirectional buffer.
Line 134: Line 134:
|-
|-
|[[File:cd2_grc.jpg|x128px|center]]
|[[File:cd2_grc.jpg|x128px|center]]
|[[NEO-GRC]] (Fujitsu)
|[[NEO-GRC]]
|Graphics chip
|Graphics chip
|All CD1, all CD2
|All CD1, all CD2
Line 152: Line 152:
|-
|-
|[[File:neo-i0.jpg|x128px|center]]
|[[File:neo-i0.jpg|x128px|center]]
|[[NEO-I0]] (Fujitsu)
|[[NEO-I0]]
|Multi-purpose MVS specific chip.
|Multi-purpose MVS specific chip.
*[[SFIX]] ROM address latch
*[[SFIX]] ROM address latch
Line 180: Line 180:
|-
|-
|[[File:neo-sdr-t.jpg|x128px|center]]
|[[File:neo-sdr-t.jpg|x128px|center]]
|[[NEO-SDR-T]] (Toshiba)
|[[NEO-SDR-T]]
|?
|?
|Some MVS, All [[Neo Print]]s
|Some MVS, All [[Neo Print]]s
Line 218: Line 218:
|-
|-
|[[File:crt_zmc.jpg|x128px|center]]
|[[File:crt_zmc.jpg|x128px|center]]
|[[NEO-ZMC]] (Fujitsu SOIC24)
|[[NEO-ZMC]]
|Z80 Memory Controller
|Z80 Memory Controller
|Cartridges
|Cartridges
Line 224: Line 224:
|-
|-
|[[File:mvs_zmc2.jpg|x128px|center]]
|[[File:mvs_zmc2.jpg|x128px|center]]
|[[NEO-ZMC2]] (Fujitsu QFP80R)
|[[NEO-ZMC2]]
|
|
*Z80 Memory Controller
*Z80 Memory Controller
Line 232: Line 232:
|-
|-
|[[File:crt_pcm.jpg|x128px|center]]
|[[File:crt_pcm.jpg|x128px|center]]
|[[PCM]] (Fujitsu QFP80R)
|[[PCM]]
|
|
*ADPCM bus latches
*ADPCM bus latches
Line 247: Line 247:
|-
|-
|[[File:mvs_pro-b0.jpg|x128px|center]]
|[[File:mvs_pro-b0.jpg|x128px|center]]
|[[PRO-B0]] (NEC QFP136)
|[[PRO-B0]]
|First generation
|First generation
*Palette arbiter
*Palette arbiter
Line 255: Line 255:
|-
|-
|[[File:mvs_pro-c0.jpg|x128px|center]]
|[[File:mvs_pro-c0.jpg|x128px|center]]
|[[PRO-C0]] (NEC QFP136)
|[[PRO-C0]]
|First generation
|First generation
*Address decoder
*Address decoder
Line 265: Line 265:
|-
|-
|[[File:mvs_pro-ct0.jpg|x64px|center]]
|[[File:mvs_pro-ct0.jpg|x64px|center]]
|[[PRO-CT0]] (NEC SDIP64)
|[[PRO-CT0]]
|[[C ROM]] character serializer and multiplexer
|[[C ROM]] character serializer and multiplexer
|Some AES carts, some MVS
|Some AES carts, some MVS

Revision as of 01:43, 12 October 2016

Todo:

Picture Reference Description Found in Pinout
LSPC-A0 First generation graphics chip Some AES, some MVS
File:Lspc-a0 pinout.png
 LSPC2-A2 Second generation graphics chip Some AES, some MVS
File:Lspc2-a2 pinout.png
 LSPC2-A3 Revision of the second generation graphics chip Some MVS
File:Lspc2-a2 pinout.png
 NEO-244 Some MVS
File:Neo-244 pinout.png
 NEO-253 Quint 74HC253, 4-to-1 multiplexers Some MVS
NEO-257 Quad 74HC257, 2-to-1 multiplexers Some MVS
NEO-273 C and S ROM address latches Cartridges
File:Neo-273 pinout.png
 NEO-B1 Second generation graphics chip
  • Sprite and FIX multiplexer
  • Line buffers
  • Palette arbiter
 Some AES, some MVS
File:Neo-b1 pinout.png
 NEO-BUF Dual 8-bit bidirectional buffer CD1, CD2, some late MVS
File:Neo-buf pinout.png
 NEO-C1
  • Address decoder
  • Joystick inputs
  • Z80 interface
 Some AES, some MVS
File:Neo-c1 pinout.png
 NEO-D0 *Audio subsystem controller All AES ?, some MVS
File:Neo-d0 pinout.png
 NEO-CMC
  • NEO-273 logic
  • NEO-ZMC logic
  • C ROM decryption
  • C/S ROM multiplexer
  • S ROM bankswitching
  • M ROM decryption (NEOCMC50 only)
  • M ROM bankswitching
 Some cartridges
NEO-DCR-T (Toshiba) ? Some MVS
NEO-E0
  • Vector table swapping
  • Buffer/driver
 Some AES, some MVS
NEO-F0
  • Calendar access
  • Dip/cab switches, coin counters
  • LED marquee outputs
  • Slot selection
 Some MVS
File:Neo-f0 pinout.png
 NEO-G0

Quad 245 bidirectional buffer.

  • Palette data buffer
  • Memory card data buffer
  • 68k data bus buffer
 All AES, some MVS ?
File:Neo-g0 aes pinout.png
 NEO-GRC Graphics chip All CD1, all CD2
NEO-GRC2-F (Fujitsu) Graphics chip All CDZ ?, Some MVS
NEO-GRZ (Fujitsu) All-in-one GPU ROM-only
NEO-I0 Multi-purpose MVS specific chip.
  • SFIX ROM address latch
  • Coin counter and lockout outputs
 Some MVS
File:Neo-i0 pinout.png
 NEO-MGA
NEO-MGA-T
NEO-MGA-T2 		CD unit interface, latches, address decoding ? All CD1, all CD2, all CDZ, some MVS
File:Neo-mga.png
 NEO-OFC (Fujitsu) Graphics chip All CD1, all CD2
NEO-PCM2 (Fujitsu)
  • PCM
  • P ROM decoding, bankswitching and decryption
 ROM-only boards
NEO-SDR-T ? Some MVS, All Neo Prints
File:Neo-sdr pinout.png
 NEO-SFT (Fujitsu) Graphics related All CD1, all CD2
NEO-SUD Z80 subsystem controler All CD1, all CD2
NEO-VOC (Yamaha) PCM memory handler All CD1, all CD2
NEO-YSA (Yamaha) Audio subsystem chip Some CD2
NEO-YSA2 (Yamaha) Complete audio subsystem chip
  • Embedded Z80
  • Embedded YM2610
 All CDZ ?, All ROM-only
NEO-ZMC Z80 Memory Controller Cartridges
File:Neo-zmc pinout.png
 NEO-ZMC2
  • Z80 Memory Controller
  • Sprite tile serializer
 AES carts, some MVS
File:Neo-zmc2 pinout.png
 PCM
  • ADPCM bus latches
  • V ROM multiplexer
 Cartridges
File:Pcm pinout.png
 PSTG-SNK

Neo Print GPU.

PRO-B0 First generation
  • Palette arbiter
  • Z80 latch
 Some AES, some MVS
File:Pro-b0 pinout.png
 PRO-C0 First generation
  • Address decoder
  • Glue
  • Line buffer
  • Palette arbiter
 Some AES, some MVS
File:Pro-c0 pinout.png
 PRO-CT0 C ROM character serializer and multiplexer Some AES carts, some MVS
NEO-PVC (Fujitsu) P ROM decryption chip
NEO-SMA P ROM decryption chip

Other chips

Picture Reference Description Found in
AES MVS CD1 CD2 CDZ
68HC000 (Toshiba DIP64) 16bit CPU All Some
68HC000 (Motorola PLCC68) Some All All All
Sony CXA1145 RGB encoder All
Sony CXA1645 ? All ?
Hitachi HD6301 (DIP40) Microcontroller Multiplayer cartridges
Sanyo LC78815 Stereo DAC ? All
Sanyo LC89515 CD host and error corrector All All ?
Sanyo LC8953 PUPPET All Some ?
Sanyo LC98000 PUPPET replacement Some ?
NEC UPD4990 Real Time Clock All
Yamaha YM2610 Sound synthesizer All All All Some
Yamaha YM3016 Audio DAC All All All Some
Zilog z80 (DIP40) 8bit CPU All Some
Toshiba z80 (SOIC) Some All All All


Memory chips

Picture Reference Description Found in
LO Shrink lookup ROM All systems
SP-S2 MVS System ROM MVS systems
SM1 Embedded sound driver ROM
SFIX Embedded Fix ROM
NEO-EP0 AES System ROM AES systems
Picture needed TOP-SP1-1 CD2 System ROM Top loading CD systems (LC8953 versions)
Picture needed TOP-SP1-2 CD2 System ROM Top loading CD systems (LC98000 versions)
FRONT-SP1 CD1 System ROM Front loading CD systems

Subcategories

This category has only the following subcategory.

C

Retrieved from "https://wiki.neogeodev.org/index.php?title=Category:Chips&oldid=5156"