Category:Chips: Difference between revisions

From NeoGeo Development Wiki
Jump to navigation Jump to search
mNo edit summary
mNo edit summary
Line 13: Line 13:
|[[File:mvs_lspc-a0.jpg|x128px|center]]
|[[File:mvs_lspc-a0.jpg|x128px|center]]
|[[LSPC-A0]] (QFP160)
|[[LSPC-A0]] (QFP160)
|First generation [[GPU]]
|First generation graphics chip
|Some AES, some MVS
|Some AES, some MVS
|[[File:Lspc-a0_pinout.png|x128px|center]]
|[[File:Lspc-a0_pinout.png|x128px|center]]
Line 25: Line 25:
|[[File:neo-257.jpg|x128px|center]]
|[[File:neo-257.jpg|x128px|center]]
|[[NEO-257]] (QFP64R)
|[[NEO-257]] (QFP64R)
|Quad 74HC257
|Quad 74HC257, 2-to-1 multiplexers
|Some MVS
|Some MVS
|[[File:neo-257_L4_pinout.png|x128px|center]]
|[[File:neo-257_L4_pinout.png|x128px|center]]
Line 31: Line 31:
|[[File:crt_273.jpg|x128px|center]]
|[[File:crt_273.jpg|x128px|center]]
|[[NEO-273]] (QFP64R)
|[[NEO-273]] (QFP64R)
|C and [[S ROM]] address latch
|C and [[S ROM]] address latches
|
|
|[[File:neo-273_pinout.png|x128px|center]]
|[[File:neo-273_pinout.png|x128px|center]]
Line 55: Line 55:
*Address decoder
*Address decoder
*Joystick inputs
*Joystick inputs
*[[Z80]] interface
|Some AES, some MVS
|Some AES, some MVS
|[[File:neo-c1_pinout.png|x128px|center]]
|[[File:neo-c1_pinout.png|x128px|center]]
Line 60: Line 61:
|[[File:aes_d0.jpg|x128px|center]]
|[[File:aes_d0.jpg|x128px|center]]
|[[NEO-D0]] (QFP64R)
|[[NEO-D0]] (QFP64R)
|Audio subsystem controller
|*Audio subsystem controller
*Output port
*[[Memory card]] bankswitching
|All AES ?, some MVS
|All AES ?, some MVS
|[[File:neo-d0_pinout.png|x128px|center]]
|[[File:neo-d0_pinout.png|x128px|center]]
Line 87: Line 90:
|
|
*Vector table swapping
*Vector table swapping
*Memory card address translation
*Buffer/driver
|Some AES, some MVS
|Some AES, some MVS
|[[File:neo-e0_pinout.png|x128px|center]]
|[[File:neo-e0_pinout.png|x128px|center]]
Line 104: Line 107:
|[[NEO-G0]] (QFP64R)
|[[NEO-G0]] (QFP64R)
|
|
AES specific ?
Quad 245 bidirectional buffer.
*Palette data buffer
*Palette data buffer
*Memory card data buffer
*Memory card data buffer
*[[68k]] data bus buffer
|All AES, some MVS ?
|All AES, some MVS ?
|[[File:neo-g0_aes_pinout.png|x128px|center]]
|[[File:neo-g0_aes_pinout.png|x128px|center]]
Line 130: Line 134:
|[[File:neo-i0.jpg|x128px|center]]
|[[File:neo-i0.jpg|x128px|center]]
|[[NEO-I0]]
|[[NEO-I0]]
|Multi-purpose MVS specific chip
|Multi-purpose MVS specific chip.
*[[SFIX]] ROM address latch
*Coin counter and lockout outputs
|Some MVS
|Some MVS
|[[File:neo-i0_pinout.png|x128px|center]]
|[[File:neo-i0_pinout.png|x128px|center]]
Line 200: Line 206:
|
|
*Z80 Memory Controller
*Z80 Memory Controller
*Tile serializer
*Sprite tile serializer
|Some AES carts, some MVS
|Some AES carts, some MVS
|[[File:neo-zmc2_pinout.png|x128px|center]]
|[[File:neo-zmc2_pinout.png|x128px|center]]

Revision as of 16:29, 18 August 2012

Needed

Picture Reference Description Found in Pinout
LSPC-A0 (QFP160) First generation graphics chip Some AES, some MVS
File:Lspc-a0 pinout.png
 LSPC2-A2 Second generation graphics chip Some AES, some MVS
File:Lspc2-a2 pinout.png
 NEO-257 (QFP64R) Quad 74HC257, 2-to-1 multiplexers Some MVS
NEO-273 (QFP64R) C and S ROM address latches
File:Neo-273 pinout.png
 NEO-B1 Second generation graphics chip
  • Sprite and FIX multiplexer
  • Line buffers
  • Palette arbiter
 Some AES, some MVS
File:Neo-b1 pinout.png
 NEO-BUF Dual 8-bit bidirectional buffer CD1, CD2
File:Neo-buf pinout.png
 NEO-C1
  • Address decoder
  • Joystick inputs
  • Z80 interface
 Some AES, some MVS
File:Neo-c1 pinout.png
 NEO-D0 (QFP64R) *Audio subsystem controller All AES ?, some MVS
File:Neo-d0 pinout.png
 NEO-CMC
  • NEO-273 logic
  • NEO-ZMC logic
  • C ROM decryption
  • C/S ROM multiplexer
  • S ROM bankswitching
  • M ROM decryption (NEOCMC50 only)
  • M ROM bankswitching
 Some cartridges
NEO-DCR-T ? Some MVS
NEO-E0 (QFP64R)
  • Vector table swapping
  • Buffer/driver
 Some AES, some MVS
NEO-F0 (QFP64R)
  • Calendar access
  • Dip/cab switches, coin counters
  • LED marquee outputs
  • Slot selection
 Some MVS
File:Neo-f0 pinout.png
 NEO-G0 (QFP64R)

Quad 245 bidirectional buffer.

  • Palette data buffer
  • Memory card data buffer
  • 68k data bus buffer
 All AES, some MVS ?
File:Neo-g0 aes pinout.png
 NEO-GRC Graphics chip All CD1, all CD2
NEO-GRC2-F Graphics chip Some MVS
NEO-GRZ All-in-one GPU All CDZ ?, ROM-only
NEO-I0 Multi-purpose MVS specific chip.
  • SFIX ROM address latch
  • Coin counter and lockout outputs
 Some MVS
File:Neo-i0 pinout.png
 NEO-MGA
NEO-MGA-T
NEO-MGA-T2 		CD unit interface All CD1, all CD2, all CDZ
NEO-OFC Graphics chip All CD1, all CD2
NEO-PCM2
  • PCM
  • P ROM decoding, bankswitching and decryption
NEO-SDR-T ? Some MVS
NEO-SFT Graphics related All CD1, all CD2
NEO-SUD Z80 subsystem controler All CD1, all CD2
NEO-VOC PCM memory handler All CD1, all CD2
NEO-YSA Audio subsystem chip Some
NEO-YSA2 Audio subsystem chip All CDZ ?, All ROM-only
NEO-ZMC (SOIC24) Z80 Memory Controller
File:Neo-zmc pinout.png
 NEO-ZMC2 (QFP80R)
  • Z80 Memory Controller
  • Sprite tile serializer
 Some AES carts, some MVS
File:Neo-zmc2 pinout.png
 PCM (QFP80R)
  • ADPCM bus latches
  • V ROM multiplexer
File:Pcm pinout.png
 PSTG-SNK

Neo Print GPU.

PRO-B0 (QFP136) First generation
  • Palette arbiter
  • Z80 latch
 Some AES, some MVS
PRO-C0 (QFP136) First generation
  • Address decoder
  • Glue
  • Line buffer
  • Palette arbiter
 Some AES, some MVS
PRO-CT0 (SDIP64) C ROM character serializer and multiplexer Some AES carts, some MVS
NEO-PVC P ROM decryption chip
NEO-SMA P ROM decryption chip


Other chips

Picture Reference Description Found in
AES MVS CD1 CD2 CDZ
68HC000 (DIP64) 16bit CPU All Some
68HC000 (PLCC68) Some All All All
Sony CXA1145 RGB encoder All
Sony CXA1645 ? All ?
HD6301 (DIP40) Microcontroller Multiplayer cartridges
Sanyo LC78815 Stereo DAC ? All
Sanyo LC89515 CD host and error corrector All All ?
Sanyo LC8953 PUPPET All Some ?
Sanyo LC98000 PUPPET replacement Some ?
Nec UPD4990 Real Time Clock All
Yamaha YM2610 Sound synthesizer All All All Some
Yamaha YM3016 Audio DAC All All All Some
z80 (DIP40) 8bit CPU All Some
z80 (SOIC) Some All All All


Memory chips

Picture Reference Description Found in
LO Shrink lookup ROM All systems
SP-S2 MVS BIOS MVS systems
SM1 Embedded sound driver ROM
SFIX Embedded Fix ROM
NEO-EP0 AES BIOS AES systems
Picture needed TOP-SP1-1 CD2 BIOS Top loading CD systems (LC8953 versions)
Picture needed TOP-SP1-2 CD2 BIOS Top loading CD systems (LC98000 versions)
FRONT-SP1 CD1 BIOS Front loading CD systems

Subcategories

This category has only the following subcategory.

C

Retrieved from "https://wiki.neogeodev.org/index.php?title=Category:Chips&oldid=2959"